MCP47FXB2XT-EST datasheet(117/124 Pages) MICROCHIP

117 / 124 page

 2020 Microchip Technology Inc.

DS20006368A-page 117

MCP47FXBX4/8

C.7

Offset Error (EOS)

The Offset error is the delta voltage of the VOUT

voltage from the ideal output voltage at the specified

code. This code is specified where the output amplifier

the

linear

operating

range;

for

the

MCP47FXBX4/8, we specify code 100 (decimal). Off-

set error does not include Gain error, see Figure C-2.

This error is expressed in mV. Offset error can be neg-

ative or positive. The Offset error can be calibrated by

software in application circuits.

FIGURE C-2:

OFFSET ERROR (ZERO

GAIN ERROR).

C.8

Offset Error Drift (EOSD)

The Offset Error Drift is the variation in Offset error due

to a change in ambient temperature. The Offset Error

Drift is typically expressed in ppm/°C or µV/°C.

C.9

Gain Error (EG)

Gain error is a calculation based on the ideal slope

using the voltage boundaries for the linear range of the

output driver (code 100 and code 4000) (see Figure C-

3). The Gain error calculation nullifies the device’s

Offset error.

The Gain error indicates how well the slope of the

actual transfer function matches the slope of the ideal

transfer function. The gain error is usually expressed

as a percent of Full-Scale Range (% of FSR) or in LSb.

FSR is the ideal full-scale voltage of the DAC (see

Equation C-5).

FIGURE C-3:

GAIN ERROR AND FULL-

SCALE ERROR EXAMPLE.

EQUATION C-5:

EXAMPLE GAIN ERROR

C.10

Gain Error Drift (EGD)

The Gain Error Drift is the variation in Gain error due to

a change in ambient temperature. The Gain Error Drift

is typically expressed in ppm/°C (of FSR).

Ideal Transfer

Actual

DAC Input Code

Zero-Scale

Error (EZS)

Offset

Function

100

4000

Error (EOS)

Transfer

Function

Ideal Transfer

Actual

DAC Input Code

Full-Scale

Error (EFS)

Gain Error (EG)

Function

100

4000

4095

VREF

Transfer

Function

(at code = 4000)

Ideal Transfer

Function Shifted by

Offset Error

(crosses at start of

defined linear range)

Where:

EG is expressed in % of FSR.

VOUT(@4000) = The measured DAC

output voltage at the

specified code

VOUT_Ideal(@4000) = The calculated DAC

output voltage at the

specified code

(4000 × VLSb(Ideal))

VOS = Measured offset voltage

VFull-Scale Range = Expected full-scale

output value (such as the

VREF voltage)

VOUT(@4000) VOS

–

VOUT_Ideal(@4000)

–



VFull-Scale Range

---------------------------------------------------------------------------------------------------------------------- 100



MCP47FXB2XT-EST Scheda tecnica(PDF) 117 Page - Microchip Technology

MCP47FXB2XT-EST Scheda tecnica(HTML) 117 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL