| Motore di ricerca datesheet componenti elettronici |
|
STR750F Scheda tecnica(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR750F Scheda tecnica(HTML) 53 Page - STMicroelectronics |
|
53 / 73 page ![]() STR750F Electrical parameters 53/71 3.3.8 I/O port pin characteristics General characteristics Subject to general operating conditions for VDD_IO and TA unless otherwise specified. Table 31. General characteristics I/O static characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage TTL ports 0.8 V VIH Input high level voltage 2 Vhys Schmitt trigger voltage hysteresis(1) 1. Hysteresis voltage between Schmitt trigger switching levels. 400 mV IINJ(PIN) Injected Current on any I/O pin ± 4 mA ΣIINJ(PIN (2) 2. When the current limitation is not possible, the VIN absolute maximum rating must be respected, otherwise refer to IINJ(PIN) specification. A positive injection is induced by VIN>VDD_IO while a negative injection is induced by VIN<VSS. Refer to Section 3.2 on page 31 for more details. Total injected current (sum of all I/O and control pins) ± 25 Ilkg Input leakage current on robust pins See Section 3.3.12 on page 64 Input leakage current(3) 3. Leakage could be higher than max. if negative current is injected on adjacent pins. VSS≤VIN≤VDD_IO ±1 µA IS Static current consumption(4) 4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see Figure 25). Data based on design simulation and/or technology characteristics, not tested in production. Floating input mode 200 RPU Weak pull-up equivalent resistor(5) 5. The RPU pull-up and RPD pull-down equivalent resistor are based on a resistive transistor. VIN=VSS VDD_IO=3.3 V 50 95 200 k Ω VDD_IO=5 V 20 58 150 k Ω RPD Weak pull-down equivalent resistor(5) VIN=VDD_IO VDD_IO=3.3 V 30 80 180 k Ω VDD_IO=5 V 20 50 120 k Ω CIO I/O pin capacitance 5 pF tw(IT)in External interrupt/wake-up lines pulse time(6) 6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source. 2 TAP B |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |