 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
STR750F Scheda tecnica(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR750F Scheda tecnica(HTML) 34 Page - STMicroelectronics |
|
|
34 / 73 page  Electrical parameters STR750F 34/71 3.3.3 Embedded voltage regulators Subject to general operating conditions for VDD_IO, and TA Table 11. Embedded voltage regulators Symbol Parameter Conditions Min Typ Max Unit VMVREG MVREG power supply(1) 1. VMVREG is observed on the V18, V18REG and V18BKP pins except in the following case: - In STOP mode with MVREG OFF (LP_PARAM13 bit). See note 2. - In STANDBY mode. See note 2. load <150 mA 1.65 1.80 1.95 V VLPVREG LPVREG power supply(2) 2. In STANDBY mode, VLPVREG is observed on the V18BKP pin In STOP mode, VLPVREG is observed on the V18, V18REG and V18BKP pins. load <10 mA 1.30 1.40 1.50 V tVREG_PWRUP (1) Voltage Regulators start-up time (to reach 90% of final V18 value) at VDD_IO power-up (3) 3. Once VDD_IO has reached 3.0 V, the RSM (Regulator Startup Monitor) generates an internal RESET during this start-up time. VDD_IO rise slope = 20 µs/V 80 µs VDD_IO rise slope = 20 ms/V 35 ms |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
