TDA4VEN...Q1 datasheet(199/236 Pages) TI

199 / 236 page

6.9.5.19.1 OSPI0 PHY Mode

6.9.5.19.1.1 OSPI0 With PHY Data Training

Read and write data valid windows will shift due to variation in process, voltage, temperature, and operating

frequency. A data training method may be implemented to dynamically configure optimal read and write timing.

Implementing data training enables proper operation across temperature with a specific process, voltage, and

frequency operating condition, while achieving a higher operating frequency.

Data transmit and receive timing parameters are not defined for the data training use case since they are

dynamically adjusted based on the operating condition.

Table 6-113 defines DLL delays required for OSPI0 with Data Training. Table 6-114, Figure 6-95, Figure 6-96,

Table 6-115, Figure 6-97, and Figure 6-98 present timing requirements and switching characteristics for OSPI0

with Data Training.

Table 6-113. OSPI0 DLL Delay Mapping for PHY Data Training

MODE

OSPI_PHY_CONFIGURATION_REG BIT FIELD

DELAY VALUE

Transmit

All modes

PHY_CONFIG_TX_DLL_DELAY_FLD

(1)

Receive

All modes

PHY_CONFIG_RX_DLL_DELAY_FLD

(2)

(1)

Transmit DLL delay value determined by training software

(2)

Receive DLL delay value determined by training software

Table 6-114. OSPI0 Timing Requirements – PHY Data Training

see Figure 6-95, and Figure 6-96

NO.

MODE

MIN

MAX

UNIT

O15

tsu(D-LBCLK)

Setup time, OSPI0_D[7:0] valid before

active OSPI0_DQS edge

DDR with DQS

(1)

O16

th(LBCLK-D)

Hold time, OSPI0_D[7:0] valid after active

OSPI0_DQS edge

DDR with DQS

(1)

O21

tsu(D-LBCLK)

Setup time, OSPI0_D[7:0] valid before

active OSPI0_DQS edge

SDR with External Board Loopback

(1)

O22

th(LBCLK-D)

Hold time, OSPI0_D[7:0] valid after active

OSPI0_DQS edge

SDR with External Board Loopback

(1)

tDVW

Data valid window (O15 + O16)

1.8V, DDR with DQS

1.6

3.3V, DDR with DQS

2.2

Data valid window (O21 + O22)

1.8V, SDR with External Board Loopback

2.3

3.3V, SDR with External Board Loopback

2.9

(1)

Minimum setup and hold time requirements for OSPI0_D[7:0] inputs are not defined when Data Training is used to find the optimum

data valid window. The tDVW parameter defines the minimum data invalid window required. This parameter is provided in lieu of

minimum setup and minimum hold times, where it must be used to check compatibility with the data valid window provided by an

attached device.

OSPI_DQS

O16

O15

OSPI_TIMING_04

OSPI_D[i:0]

O16

O15

Figure 6-95. OSPI0 Timing Requirements – PHY Data Training, DDR with DQS

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

199

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4VEN...Q1 Scheda tecnica(PDF) 199 Page - Texas Instruments

TDA4VEN...Q1 Scheda tecnica(HTML) 199 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL