MK50H28DIP datasheet(2/64 Pages) STMICROELECTRONICS

2 / 64 page

MK50H28 will move multiple blocks of receive

and transmit data directly into and out of memory

through the Host’s bus. Moreover, the memory

management capability includes the chaining of

long frames. A possible system configuration for

the MK50H28 is shown in Figure 1.

The MK50H28 may be used with any of several

popular 16 and 8 bit microprocessors, such as

68000, 6800, Z8000, Z80, LSI- 11, 8086, 8088,

8080, etc.

The MK50H28 may be operated in either full or

half duplex mode. In half duplex mode, the RTS

and CTS modem control pins are provided. In full

duplex mode, these pins become user program-

mable I/O pins. All signal pins on the MK50H28

are TTL compatible. This has the advantage of

making the MK50H28 independent of the physical

interface. As shown in Figure 1, line drivers and

receivers are used for electrical connection to the

physical layer.

DESCRIPTION (Continued)

VSS-GND

DAL07

DAL06

DAL05

DAL04

DAL03

DAL02

DAL01

DAL00

READ

INTR

DALI

DALO

DAS

BMO, BYTE, BUSREL

BMI, BUSAKO

HOLD, BUSRQ

ALE, AS

ADR

READY

RESET

VSS-GND

HLDA

TCLK

A18

A19

A20

A21

A22

A23

DSR, CTS

SYSCLK

RCLK

DTR, RTS

VCC (+5V)

DAL08

DAL09

DAL10

DAL11

DAL12

DAL13

DAL14

DAL15

A16

A17

DIP48 PIN CONNECTION (Top view)

MK50H28

2/64

MK50H28DIP Scheda tecnica(PDF) 2 Page - STMicroelectronics

MK50H28DIP Scheda tecnica(HTML) 2 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL