MK50H28DIP datasheet(37/64 Pages) STMICROELECTRONICS

37 / 64 page

4.2.7 Status Buffer Address

IADR + 40

IADR + 42

SBA<15:00>

SBA<23:16>

nN1

(If EIBEN = 1)

BIT

NAME

DESCRIPTION

15:08

Must be written as zeroe if CSR2<14> bit EIBEN = 0

07:00/15:00

SBA

STATUS BUFFER ADDRESS points to a 9 word status buffer into which status

information is placed upon the issuance of the Status Request primitive by the HOST.

The status buffer must begin on a word boundary.

4.2.8 Error Counters Twenty two words in the Initialization Block are reserved for use as error count-

ers and statistics which the MK50H28 will increment as required. These counters are intended for use by

the host CPU for statistical analysis on the LMI channel. The Error Counters at IADR+44, 46,48,64, and

66 are applicable to all the active channels (i.e., both LMI and non-LMI). If RBFRS bit (in Context Table

CTADR+12, bit 09) = 0, bad frames are ignored by the MK50H28. However, if RBFRS = 1 even the bad

frames will be received by the MK50H28. For such received bad frames the FRER bit will be set in the

Receive Message Descriptor 0. The MK50H28 will only increment the Error Counters; it is up to the user

to clear, reset, or preset them (Stop or Re-initialization will not reset them). The error counters are:

Memory Address

Error Counter

IADR+44

Bad Frames Received (Bad FCS or Non-Octet Aligned)

IADR+46

Short Frames (less than: 2 bytes non-LMI, 3 bytes Annex A/D, 4 bytes other LMI frame)

IADR+48

Aborted Frames received

IADR+50

LIV/LMI Frames with missing or incorrect Report Type IE received. (The appropriate

corresponding IE Identifiers were not received). (Annex A)

IADR+52

LIV/LMI Frames with incorrect Report Type format Received. (Annex A or Annex D)

IADR+54

LIV/LMI Frames with incorrect Report Type format Received. (Annex A)

IADR+56

Number of nT1/T391 timeouts for LIV/LMI frames. This error counter is only

incremented when nT1 expires without having received a STATUS frame.

IADR+58

Number of nT2/T392 timeouts for LIV/LMI frames. This error counter is only

incremented when nT2 expires without having received a STATUS ENQUIRY frame.

IADR+60

Frames received with bad sequence errors.

IADR+62

Number of Annex D frames received with bad format.

IADR+64

Number of good frames received on unknown or inactive DLCIs.

IADR+66

Number of received frames exceeding the maximum frame length dN1.

IADR+68

LIV Status Enquiry Messages Received

IADR+70

LIV Status Messages Received

IADR+72

LIV Full Status Enquiry Messages Received

IADR+74

LIV Full Status Messages Received

IADR+76

Asynchronous Messages Received

IADR+78

LIV Status Enquiry Messages Transmitted

IADR+80

LIV Status Messages Transmitted

IADR+82

LIV Full Status Enquiry Messages Transmitted

IADR+84

LIV Full Status Messages Transmitted

MK50H28

37/64

MK50H28DIP Scheda tecnica(PDF) 37 Page - STMicroelectronics

MK50H28DIP Scheda tecnica(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL