| Motore di ricerca datesheet componenti elettronici |
|
H8S/2218 Scheda tecnica(PDF) 592 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 Scheda tecnica(HTML) 592 Page - Renesas Technology Corp |
|
592 / 750 page ![]() Section 15 A/D Converter Rev.6.00 Jun. 03, 2008 Page 544 of 698 REJ09B0074-0600 15.5.3 Input Sampling and A/D Conversion Time The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time (tD) has passed after the ADST bit is set to 1, then starts conversion. Figure 15.5 shows the A/D conversion timing. Tables 15.3 and 15.4 show the A/D conversion time. As indicated in figure 15.5, the A/D conversion time (tCONV) includes tD and the input sampling time (tSPL). The length of tD varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 15.4. In scan mode, the values given in table 15.4 apply to the first conversion time. The values given in table 15.3 apply to the second and subsequent conversions. (1) (2) t D t SPL t CONV φ Address Write signal Input sampling timing ADF Legend: (1): ADCSR write cycle (2): ADCSR address t D: A/D conversion start delay t SPL: Input sampling time t CONV: A/D conversion time Figure 15.5 A/D Conversion Timing |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |