H8SSLASH2218 datasheet(126/750 Pages) RENESAS

126 / 750 page

Section 3 MCU Operating Modes

Rev.6.00 Jun. 03, 2008 Page 78 of 698

REJ09B0074-0600

External address

space

Notes: 1.

Though RTC and USB registers are provided inside the chip, ASN, RDN, and WRN are asserted and

the addresses are output when these areas are accessed.

Therefore, care should be taken when connecting memory externally.

The reserved area of H'FEE800 to H'FFCFFF should not be accessed.

The external address can be used instead, by clearing the RAME bit in SYSCR to 0.

External address

space

On-chip RAM*3

USB registers*1

Internal I/O registers*1

Reserved*2

On-chip RAM*3

On-chip RAM

External address

space

External address

space

On-chip RAM*3

On-chip ROM

USB registers*1

USB registers

Internal I/O registers*1

Reserved*2

Reserved

External address

space

External address

space

On-chip RAM

Internal I/O registers

Modes 4 and 5

(advanced extended modes

with on-chip ROM desabled)

Mode 6

(advanced extended mode

with on-chip ROM enabled)

Mode 7

(advanced single-chip mode)

ROM:

⎯

RAM: 8 kbytes

ROM: 64 kbytes

RAM: 8 kbytes

ROM: 64 kbytes

RAM: 8 kbytes

H'00FFFF

H'000000

H'020000

H'010000

H'E00000

H'FEE800

H'C00000

H'000000

H'00FFFF

H'FFD000

H'FEE800

H'FFD000

H'E00000

H'FEE800

H'C00000

H'FFD000

H'FFEFBF

H'FFFFC0

H'FFFFFF

H'FFEFC0

H'FFF800

H'DFFFFF

H'C00000

Figure 3.2 Memory Map in Each Operating Mode for HD6432217

H8S/2218 Scheda tecnica(PDF) 126 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 126 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL