H8SSLASH2218 datasheet(156/750 Pages) RENESAS

156 / 750 page

Section 5 Interrupt Controller

Rev.6.00 Jun. 03, 2008 Page 108 of 698

REJ09B0074-0600

5.6.4

Interrupt Response Times

Table 5.4 shows interrupt response times

⎯ the interval between generation of an interrupt request

and execution of the first instruction in the interrupt handling routine. The execution status

symbols used in table 5.4 are explained in table 5.5.

This LSI is capable of fast word transfer to on-chip memory, and have the program area in on-chip

ROM and the stack area in on-chip RAM, enabling high-speed processing.

Table 5.4

Interrupt Response Times

Normal Mode*

Advanced Mode

No.

Execution State

Interrupt

Control

Mode 0

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

Interrupt

Control

Mode 2

Interrupt priority determination*

Number of wait states until

executing instruction ends*

1 to 19+2·SI 1 to 19+2·SI 1 to 19+2·SI 1 to 19+2·SI

PC, CCR, EXR stack save

2·SK

3·SK

2·SK

3·SK

Vector fetch

2·SI

Instruction fetch*

2·SI

Internal processing*

Total (using on-chip memory)

11 to 31

12 to 32

13 to 33

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

5. Not available in this LSI.

H8S/2218 Scheda tecnica(PDF) 156 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 156 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL