H8SSLASH2218 datasheet(173/750 Pages) RENESAS

Il numero della parte	H8S/2218

Spiegazioni elettronici	16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series

PDF	750 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

173 / 750 page

Section 6 Bus Controller

Rev.6.00 Jun. 03, 2008 Page 125 of 698

REJ09B0074-0600

6.3.5

Bus Control Register L (BCRL)

BCRL performs selection of the external bus-released state protocol, and enabling or disabling of

WAIT pin input.

The functions selected by this register are available only in the H8S/2218 Group. This register

should not be modified in the H8S/2212 Group.

Bit

Bit Name

Initial Value R/W

Description

BRLE*

R/W

Bus Release Enable

Enables or disables external bus release.

0: External bus release is disabled.

BREQ and BACK

can be used as I/O ports.

1: External bus release is enabled.

–

R/W

Reserved

The write value should always be 0.

–

Reserved

This bit is always read as 0 and cannot be modified.

–

R/W

Reserved

The write value should always be 0.

–

R/W

Reserved

The write value should always be 1.

2, 1 –

All 0

R/W

Reserved

The write value should always be 0.

WAITE*

R/W

WAIT Pin Enable

Selects enabling or disabling of wait input by the

WAIT

pin.

0: Wait input by

WAIT pin disabled. WAIT pin can be

used as I/O port.

1: Wait input by

WAIT pin enabled.

Note: * These bits should be set to 0 in the H8S/2212 Group.

H8S/2218 Scheda tecnica(PDF) 173 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 173 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL