H8SSLASH2218 datasheet(202/750 Pages) RENESAS

Il numero della parte	H8S/2218

Spiegazioni elettronici	16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series

PDF	750 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

202 / 750 page

Section 6 Bus Controller

Rev.6.00 Jun. 03, 2008 Page 154 of 698

REJ09B0074-0600

Figure 6.25 shows the timing for transition to the bus-released state.

CPU

cycle

Address

Minimum

1 state

HWR, LWR

BREQ

BACK

High impedance

CSn

High impedance

Data bus

Address bus

[1]

[2]

[3]

[4]

[5]

[1]

Low level of

BREQ pin is sampled at rise of T2 state.

[2]

BACK pin is driven low at end of CPU read cycle, releasing bus to external bus

master.

[3]

BREQ pin state is still sampled in external bus released state.

[4]

High level of

BREQ pin is sampled.

[5]

BACK pin is driven high, ending bus release cycle.

CPU cycle

External bus released state

Note : n = 0 to 5

Figure 6.25 Bus-Released State Transition Timing

6.9.1

Bus Release Usage Note

When MSTPCR is set to H'FFFFFF and transmitted to sleep mode, the external bus release does

not function. To activate the external bus release in sleep mode, do not set MSTPCR to H'FFFFFF.

H8S/2218 Scheda tecnica(PDF) 202 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 202 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL