H8SSLASH2218 datasheet(231/750 Pages) RENESAS

231 / 750 page

Section 7 DMA Controller (DMAC)

Rev.6.00 Jun. 03, 2008 Page 183 of 698

REJ09B0074-0600

7.4.4

Repeat Mode

Repeat mode can be specified by setting the RPE bit in DMACR to 1, and clearing the DTIE bit to

0. In repeat mode, MAR is updated after each byte or word transfer in response to a single transfer

request, and this is executed the number of times specified in ETCR. On completion of the

specified number of transfers, MAR and ETCRL are automatically restored to their original

settings and operation continues. One address is specified by MAR, and the other by IOAR. The

transfer direction can be specified by the DTDIR bit in DMACR. Table 7.5 summarizes register

functions in repeat mode.

Table 7.5

Function

DTDIR = 0

DTDIR = 1

Initial Setting

Operation

MAR

Source

address

Destination

address

Start address of

transfer destination

or transfer source

Incremented/decrem

ented every transfer.

Initial setting is

restored when value

reaches H'0000

IOAR

H'FF

Destination

address

Source

address

Start address of

transfer source or

transfer destination

Fixed

ETCRH

Holds number of transfers

Number of transfers Fixed

ETCRL

Transfer counter

Number of transfers Decremented every

transfer. Loaded

with ETCRH value

when count reaches

H'00

MAR specifies the start address of the transfer source or transfer destination as 24 bits. MAR is

incremented or decremented by 1 or 2 each time a byte or word is transferred. IOAR specifies the

lower 16 bits of the other address. The 8 bits above IOAR have a value of H'FF. The number of

transfers is specified as 8 bits by ETCRH and ETCRL. The maximum number of transfers, when

H'00 is set in both ETCRH and ETCRL, is 256.

H8S/2218 Scheda tecnica(PDF) 231 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL