7733 datasheet(255/940 Pages) RENESAS

255 / 940 page

SERIAL I/O

7733 Group User’s Manual

8–52

Fig. 8.4.5 How to detect transmit completion

8.4 Clock asynchronous serial I/O (UART) mode

[When not using interrupts]

[When using interrupts]

UARTi transmission interrupt request

occurs when transmission is started.

UARTi transmission interrupt

g This diagram indicates bits and registers

required for processing.

Refer to Figures 8.4.6, 8.4.7 and 8.4.8 for

details about the change of flag status and the

occurrence timing of an interrupt request.

UART0 transmission interrupt control register (address 71 16)

UART1 transmission interrupt control register (address 73 16)

A-D/UART2 trans./rece. interrupt control register (address 70 16)

Interrupt request bit

0: No interrupt has occurred.

1: Interrupt has occurred.

(Transmission has been started.)

Checking the start of transmission

Processing at transmit completion

UART0 transmit/receive control register 0 (address 34 16)

UART1 transmit/receive control register 0 (address 3C 16)

UART2 transmit/receive control register 0 (address 68 16)

Checking the completion of transmission

Transmisson register empty flag

0: Transmission is in progress.

1: Transmission is completed.

Note: Nothing is implemented to bits 7 to 4 of UART2.

7733 Scheda tecnica(PDF) 255 Page - Renesas Technology Corp