AM1808AZCED3 datasheet(119/264 Pages) TI

119 / 264 page

AM1808

www.ti.com

SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010

Figure 6-23 shows the routing for the DQGATE net class. Table 6-36 contains the routing specification.

Figure 6-23. DQGATE Routing

Table 6-36. DQGATE Routing Specification

No.

Parameter

Min

Typ

Max

Unit

Notes

DQGATE Length F

CKB0B1

See Note (1)

Center to center DQGATE to any other trace spacing

4w (2)

DQS/D nominal trace length

DQLM-50

DQLM

DQLM+50

Mils

DQGATE Skew

100

Mils

See Note (3)

(1)

CKB0B1 is the sum of the length of the CK net plus the average length of the DQS0 and DQS1 nets.

(2)

w = PCB trace width as defined in Table 6-27 .

(3)

Skew from CKB0B1

6.11.3.12 MDDR/DDR2 Boundary Scan Limitations

Due to DDR implementation and timing restrictions, it was not possible to place boundary scan cells

between core logic and the IO like boundary scan cells for other IO. Instead, the boundary scan cells are

tapped-off to the DDR PHY and there is the equivalent of a multiplexer inside the DDR PHY which selects

between functional and boundary scan paths.

The implication for boundary scan is that the DDR pins will not support the SAMPLE function of the output

enable cells on the DDR pins and this is a violation of IEEE 1149.1. Full EXTEST and PRELOAD

capability is still available.

Peripheral Information and Electrical Specifications

119

Submit Documentation Feedback

Product Folder Link(s): AM1808

AM1808AZCED3 Scheda tecnica(PDF) 119 Page - Texas Instruments

AM1808AZCED3 Scheda tecnica(HTML) 119 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL