AM1808AZCED3 datasheet(120/264 Pages) TI

120 / 264 page

AM1808

SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010

www.ti.com

6.12 Memory Protection Units

The MPU performs memory protection checking. It receives requests from a bus master in the system and

checks the address against the fixed and programmable regions to see if the access is allowed. If allowed,

the transfer is passed unmodified to its output bus (to the targeted address). If the transfer is illegal (fails

the protection check) then the MPU does not pass the transfer to the output bus but rather services the

transfer internally back to the input bus (to prevent a hang) returning the fault status to the requestor as

well as generating an interrupt about the fault. The following features are supported by the MPU:

•

Provides memory protection for fixed and programmable address ranges.

•

Supports multiple programmable address region.

•

Supports secure and debug access privileges.

•

Supports read, write, and execute access privileges.

•

Supports privid(8) associations with ranges.

•

Generates an interrupt when there is a protection violation, and saves violating transfer parameters.

•

MMR access is also protected.

Table 6-37. MPU1 Configuration Registers

MPU1

ACRONYM

BYTE ADDRESS

0x01E1 4000

REVID

Revision ID

0x01E1 4004

CONFIG

Configuration

0x01E1 4010

IRAWSTAT

Interrupt raw status/set

0x01E1 4014

IENSTAT

Interrupt enable status/clear

0x01E1 4018

IENSET

Interrupt enable

0x01E1 401C

IENCLR

Interrupt enable clear

0x01E1 4020 - 0x01E1 41FF

Reserved

0x01E1 4200

PROG1_MPSAR

Programmable range 1, start address

0x01E1 4204

PROG1_MPEAR

Programmable range 1, end address

0x01E1 4208

PROG1_MPPA

Programmable range 1, memory page protection attributes

0x01E1 420C - 0x01E1 420F

Reserved

0x01E1 4210

PROG2_MPSAR

Programmable range 2, start address

0x01E1 4214

PROG2_MPEAR

Programmable range 2, end address

0x01E1 4218

PROG2_MPPA

Programmable range 2, memory page protection attributes

0x01E1 421C - 0x01E1 421F

Reserved

0x01E1 4220

PROG3_MPSAR

Programmable range 3, start address

0x01E1 4224

PROG3_MPEAR

Programmable range 3, end address

0x01E1 4228

PROG3_MPPA

Programmable range 3, memory page protection attributes

0x01E1 422C - 0x01E1 422F

Reserved

0x01E1 4230

PROG4_MPSAR

Programmable range 4, start address

0x01E1 4234

PROG4_MPEAR

Programmable range 4, end address

0x01E1 4238

PROG4_MPPA

Programmable range 4, memory page protection attributes

0x01E1 423C - 0x01E1 423F

Reserved

0x01E1 4240

PROG5_MPSAR

Programmable range 5, start address

0x01E1 4244

PROG5_MPEAR

Programmable range 5, end address

0x01E1 4248

PROG5_MPPA

Programmable range 5, memory page protection attributes

0x01E1 424C - 0x01E1 424F

Reserved

0x01E1 4250

PROG6_MPSAR

Programmable range 6, start address

0x01E1 4254

PROG6_MPEAR

Programmable range 6, end address

0x01E1 4258

PROG6_MPPA

Programmable range 6, memory page protection attributes

0x01E1 425C - 0x01E1 42FF

Reserved

120

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): AM1808

AM1808AZCED3 Scheda tecnica(PDF) 120 Page - Texas Instruments

AM1808AZCED3 Scheda tecnica(HTML) 120 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL