Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

WM8961 Scheda tecnica(PDF) 84 Page - Wolfson Microelectronics plc

Il numero della parte WM8961
Spiegazioni elettronici  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WOLFSON [Wolfson Microelectronics plc]
Homepage  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961 Scheda tecnica(HTML) 84 Page - Wolfson Microelectronics plc

Back Button WM8961 Datasheet HTML 80Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 81Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 82Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 83Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 84Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 85Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 86Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 87Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 88Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
84
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R2 (02h)
LOUT1
volume
8
OUT1VU
0
Write 1 to do volume update on outputs
7
LO1ZC
0
Left HP output zero cross enable
6:0
LOUT1VOL[6:0]
000_0000
Left HP output PGA gain, 1dB steps
0000000 to 0101111 : Mute
0110000 : -73dB
…
1111001 : 0dB
…
1111111 : +6dB
Register 02h LOUT1 volume
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R3 (03h)
ROUT1
volume
8
OUT1VU
0
Write 1 to do volume update on outputs
7
RO1ZC
0
Right HP output zero cross enable
6:0
ROUT1VOL[6:0]
000_0000
Right HP output PGA gain, 1dB steps
0000000 to 0101111 : Mute
0110000 : -73dB
…
1111001 : 0dB
…
1111111 : +6dB
Register 03h ROUT1 volume
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4 (04h)
Clocking1
8:6
ADCDIV[2:0]
000
Defines the ADC 256fs clock, which is further divided by 2.
000 : 256fs = SYSCLK / 1.0 (default =12.288MHz, fs= 48 KHz)
001 : Reserved
010 : 256fs = SYSCLK / 2
011 : 256fs = SYSCLK / 3
100 : 256fs = SYSCLK / 4
101 : 256fs = SYSCLK / 5.5
110 : 256fs = SYSCLK / 6
111 : Reserved
5:3
DACDIV[2:0]
100
Defines the DAC clock.
000 : DAC clock = SYSCLK / 1
001 : Reserved
010 : DAC clock = SYSCLK / 2
011 : DAC clock = SYSCLK / 3
100 : DAC clock = SYSCLK / 4 (default =3.072 MHz when
SYSCLK=12.288MHz)
101 : DAC clock = SYSCLK / 5.5
110 : DAC clock = SYSCLK / 6
111 : Reserved
2
MCLKDIV
0
Pre-divide MCLK to get SYSCLK.
0 : Divide by 1
1 : Divide by 2
Register 04h Clocking1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com