ADIN1101CCPZ-R7 datasheet(51/79 Pages) AD

51 / 79 page

Data Sheet

ADIN1101

analog.com

Rev. A | 51 of 79

10BASE-T1L PMA Control Register

Device Address: 0x01; Register Address: 0x08F6, Reset: 0x0000, Name: B10L_PMA_CNTRL

This address corresponds to the 10BASE-T1L PMA control register specified in Subclause 45.2.1.186a of Standard 802.3cg.

Table 59. Bit Descriptions for B10L_PMA_CNTRL

Bits

Bit Name

Description

Reset

Access

RESERVED

Reserved.

0x0

R/W SC

B10L_TX_DIS_MODE_EN

10BASE-T1L Transmit Disable Mode. When this bit is set to 1, it disables output on the

transmit path. Otherwise, this bit enables output on the transmit path.

0x0

R/W

RESERVED

Reserved.

0x0

B10L_TX_LVL_HI

10BASE-T1L Transmit Voltage Amplitude Control. This configuration is only used

when autonegotiation is disabled. Otherwise, the configuration is decided by the

autonegotiation process. When this bit is set as 1, the device works in the 2.4 V p-p

operating mode. Otherwise, the device works in the 1.0 V p-p operating mode.

Pin dependent

R/W

RESERVED

Reserved.

0x0

R/W

B10L_EEE

10BASE-T1L EEE Enable.

0x0

R/W

[9:1]

RESERVED

Reserved.

0x0

B10L_LB_PMA_LOC_EN

10BASE-T1L PMA Loopback. When this bit is set to 1, the PMA accepts data on the

transmit path and returns it on the receive path. When this bit is set to 0, the PMA

works in normal mode.

0x0

R/W

10BASE-T1L PMA Status Register

Device Address: 0x01; Register Address: 0x08F7, Reset: 0x2800, Name: B10L_PMA_STAT

This address corresponds to the 10BASE-T1L PMA status register specified in Subclause 45.2.1.186b of Standard 802.3cg.

Table 60. Bit Descriptions for B10L_PMA_STAT

Bits

Bit Name

Description

Reset

Access

[15:14]

RESERVED

Reserved.

0x0

B10L_LB_PMA_LOC_ABLE

10BASE-T1L PMA Loopback Ability. This bit always reads as 1 because the

PMA has loopback ability.

0x1

B10L_TX_LVL_HI_ABLE

10BASE-T1L High Voltage Transmit Ability. Indicates that the PHY supports

10BASE-T1L high voltage (2.4 V p-p) transmit level operating mode.

Pin dependent

B10L_PMA_SFT_PD_ABLE

PMA Supports Power-Down. Indicates that the PMA supports software power-

down.

0x1

B10L_EEE_ABLE

10BASE-T1L EEE Ability. Indicates if the PHY supports 10BASE-T1L EEE.

0x0

[9:0]

RESERVED

Reserved.

0x0

10BASE-T1L Test Mode Control Register

Device Address: 0x01; Register Address: 0x08F8, Reset: 0x0000, Name: B10L_TEST_MODE_CNTRL

This address corresponds to the 10BASE-T1L PMA test mode control register specified in Subclause 45.2.1.186c of Standard 802.3cg. The

default value of this register selects normal operation without management intervention as the initial state of the device.

Table 61. Bit Descriptions for B10L_TEST_MODE_CNTRL

Bits

Bit Name

Description

Reset

Access

[15:13]

B10L_TX_TEST_MODE

10BASE-T1L Transmitter Test Mode.

0x0

R/W

000: normal operation.

001: Test Mode 1 transmitter output voltage and timing jitter test mode. When Test Mode 1 is

enabled, the PHY repeatedly transmits the data symbol sequence (+1, –1).

ADIN1101CCPZ-R7 Scheda tecnica(PDF) 51 Page - Analog Devices

ADIN1101CCPZ-R7 Scheda tecnica(HTML) 51 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Scheda tecnica Scarica

Link URL