ADIN1101CCPZ-R7 datasheet(60/79 Pages) AD

60 / 79 page

Data Sheet

ADIN1101

analog.com

Rev. A | 60 of 79

BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[47:32]

Device Address: 0x07; Register Address: 0x020D, Reset: 0x0000, Name: AN_LP_NEXT_PAGE_H

This address corresponds to the BASE-T1 autonegotiation next page ability register, Bits[47:32], of the link partner specified in Clause

45.2.7.24 of Standard 802.3. The values of this register are latched when AN_LP_NEXT_PAGE_L is read. Reading this register returns the

latched value rather than the current value.

Table 86. Bit Descriptions for AN_LP_NEXT_PAGE_H

Bits

Bit Name

Description

Reset

Access

[15:0]

AN_LP_NP_UNFORMATTED2

Link Partner Unformatted Code Field 2.

0x0

10BASE-T1 Autonegotiation Control Register

Device Address: 0x07; Register Address: 0x020E, Reset: 0x8000, Name: AN_B10_ADV_ABILITY

This address corresponds to the 10BASE-T1 autonegotiation control register specified in Clause 45.2.7.25 of Standard 802.3cg.

Table 87. Bit Descriptions for AN_B10_ADV_ABILITY

Bits

Bit Name

Description

Reset

Access

AN_B10_ADV_B10L

10BASE-T1L Ability. This bit is a duplicate of the AN_ADV_B10L bit. 0x1

R/W

AN_B10_ADV_B10L_EEE

10BASE-T1L EEE Ability. This bit is a duplicate of the

AN_ADV_B10L_EEE bit.

0x0

AN_B10_ADV_B10L_TX_LVL_HI_ABL

10BASE-T1L High Level Transmit Operating Mode Ability. This bit is

a duplicate of the AN_ADV_B10L_TX_LVL_HI_ABL bit.

Pin dependent

R/W

AN_B10_ADV_B10L_TX_LVL_HI_REQ

10BASE-T1L High Level Transmit Operating Mode Request. This bit

is a duplicate of the AN_ADV_B10L_TX_LVL_HI_REQ bit.

Pin dependent

R/W

[11:0]

RESERVED

Reserved.

0x0

10BASE-T1 Autonegotiation Status Register

Device Address: 0x07; Register Address: 0x020F, Reset: 0x0000, Name: AN_B10_LP_ADV_ABILITY

This address corresponds to the 10BASE-T1 autonegotiation status register specified in Clause 45.2.7.26 of Standard 802.3cg.

Table 88. Bit Descriptions for AN_B10_LP_ADV_ABILITY

Bits

Bit Name

Description

Reset

Access

AN_B10_LP_ADV_B10L

10BASE-T1L Ability. This bit is a duplicate of the AN_LP_ADV_B10L bit. 0x0

AN_B10_LP_ADV_B10L_EEE

10BASE-T1L EEE Ability. This bit is a duplicate of the

AN_LP_ADV_B10L_EEE bit.

0x0

AN_B10_LP_ADV_B10L_TX_LVL_HI_ABL

10BASE-T1L High Level Transmit Operating Mode Ability. This bit is a

duplicate of the AN_LP_ADV_B10L_TX_LVL_HI_ABL bit.

0x0

AN_B10_LP_ADV_B10L_TX_LVL_HI_REQ

10BASE-T1L High Level Transmit Operating Mode Request. This bit is a

duplicate of the AN_LP_ADV_B10L_TX_LVL_HI_REQ bit.

0x0

[11:8]

RESERVED

Reserved.

0x0

AN_B10_LP_ADV_B10S_FD

Link Partner 10BASE-T1S Full Duplex Ability. This bit is a duplicate of

the AN_LP_ADV_B10S_FD bit.

0x0

AN_B10_LP_ADV_B10S_HD

Link Partner 10BASE-T1S Half-Duplex Ability. This bit is a duplicate of

the AN_LP_ADV_B10S_HD bit.

0x0

[5:0]

RESERVED

Reserved.

0x0

Autonegotiation Force Mode Enable Register

Device Address: 0x07; Register Address: 0x8000, Reset: 0x0000, Name: AN_FRC_MODE_EN

ADIN1101CCPZ-R7 Scheda tecnica(PDF) 60 Page - Analog Devices

ADIN1101CCPZ-R7 Scheda tecnica(HTML) 60 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Scheda tecnica Scarica

Link URL