Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADIN1101CCPZ-R7 Scheda tecnica(PDF) 57 Page - Analog Devices

Il numero della parte ADIN1101CCPZ-R7
Spiegazioni elettronici  Robust, Industrial, Low Power 10BASE-T1L PHY
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADIN1101CCPZ-R7 Scheda tecnica(HTML) 57 Page - Analog Devices

Back Button ADIN1101CCPZ-R7 Datasheet HTML 53Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 54Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 55Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 56Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 57Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 58Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 59Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 60Page - Analog Devices ADIN1101CCPZ-R7 Datasheet HTML 61Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 79 page
background image
Data Sheet
ADIN1101
REGISTER SUMMARY
analog.com
Rev. A | 57 of 79
This address corresponds to the BASE-T1 autonegotiation base page ability register, Bits[15:0], of the link partner specified in Clause
45.2.7.22 of Standard 802.3. Note that the value of the AN_LP_ADV_ABILITY_M and AN_LP_ADV_ABILITY_H registers is latched when
AN_LP_ADV_ABILITY_L is read.
Table 78. Bit Descriptions for AN_LP_ADV_ABILITY_L
Bits
Bit Name
Description
Reset
Access
15
AN_LP_ADV_NEXT_PAGE_REQ
Link Partner Next Page Request. This bit indicates that the link partner PHY wants
to send a next page. See IEEE Standard 802.3 Subclause 98.2.1.2.9.
0x0
R
14
AN_LP_ADV_ACK
Link Partner Acknowledge (ACK). This bit indicates that the device has received its
link partner. See IEEE Standard 802.3 Subclause 98.2.1.2.8.
0x0
R
13
AN_LP_ADV_REMOTE_FAULT
Link Partner Remote Fault. See IEEE Standard 802.3 Subclause 98.2.1.2.7.
0x0
R
12
AN_LP_ADV_FORCE_MS
Link Partner Force Leader/Follower Configuration. This bit reports the link forced
leader/follower configuration of the link partner, with values as follows. See IEEE
Standard 802.3 Subclause 98.2.1.2.5 for more details.
0x0
R
0: preferred mode (AN_LP_ADV_MSTR is a preferred configuration).
1: forced mode (AN_LP_ADV_MSTR is a forced configuration).
[11:10]
AN_LP_ADV_PAUSE
Link Partner Pause Ability. This field reports the support of the link partner for
asymmetric and symmetric pause functions on full duplex links. See IEEE Standard
802.3 Subclause 98.2.1.2.6 for more details.
0x0
R
[9:5]
RESERVED
Reserved.
0x0
R
[4:0]
AN_LP_ADV_SELECTOR
Link Partner Selector. The value of this field reads 00001, which is the IEEE 802.3
selector value. See IEEE Standard 802.3 Subclause 98.2.1.2.1.
0x0
R
BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[31:16]
Device Address: 0x07; Register Address: 0x0206, Reset: 0x0000, Name: AN_LP_ADV_ABILITY_M
This address corresponds to the BASE-T1 autonegotiation base page ability register, Bits[31:16], of the link partner specified in Clause
45.2.7.22 of Standard 802.3. Note that the value of this register is latched when AN_LP_ADV_ABILITY_L is read. Reading this register returns
the latched value rather than the current value.
Table 79. Bit Descriptions for AN_LP_ADV_ABILITY_M
Bits
Bit Name
Description
Reset
Access
15
RESERVED
Reserved.
0x0
R
14
AN_LP_ADV_B10L
Link Partner 10BASE-T1L Ability. This bit indicates if the link partner has 10BASE-T1L ability.
0x0
R
[13:8]
RESERVED
Reserved.
0x0
R
7
AN_LP_ADV_B1000
Link Partner 1000BASE-T1 Ability. This bit indicates if the link partner has 1000BASE-T1 ability.
0x0
R
6
AN_LP_ADV_B10S_FD
Link Partner 10BASE-T1S Full Duplex Ability. This bit indicates if the link partner has 10BASE-
T1S ability.
0x0
R
5
AN_LP_ADV_B100
Link Partner 100BASE-T1 Ability. This bit indicates if the link partner has 100BASE-T1 ability.
0x0
R
4
AN_LP_ADV_MST
Link Partner Leader/Follower Configuration. This bit reports the leader/follower configuration of
the link partner, as follows: 0: follower, 1: leader. See also the AN_LP_ADV_FORCE_MS register,
which determines whether this bit expresses a preference or a forced value. See IEEE Standard
802.3 Subclause 98.2.1.2.3 (leader/follower configuration is Bit 4 of the transmitted nonce field).
0x0
R
[3:0]
RESERVED
Reserved.
0x0
R
BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[47:32]
Device Address: 0x07; Register Address: 0x0207, Reset: 0x0000, Name: AN_LP_ADV_ABILITY_H
This address corresponds to the BASE-T1 autonegotiation base page ability register, Bits[47:32], of the link partner specified in Clause
45.2.7.22 of Standard 802.3. Note that the value of this register is latched when AN_LP_ADV_ABILITY_L is read. Reading this register returns
the latched value rather than the current value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com