Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

LMKDB1108FS Scheda tecnica(PDF) 68 Page - Texas Instruments

Il numero della parte LMKDB1108FS
Spiegazioni elettronici  LMKDB11xx PCIe Gen 1 to Gen 7 Ultra Low Jitter LP-HCSL Clock Buffer Family
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

LMKDB1108FS Scheda tecnica(HTML) 68 Page - Texas Instruments

Back Button LMKDB1108FS Datasheet HTML 64Page - Texas Instruments LMKDB1108FS Datasheet HTML 65Page - Texas Instruments LMKDB1108FS Datasheet HTML 66Page - Texas Instruments LMKDB1108FS Datasheet HTML 67Page - Texas Instruments LMKDB1108FS Datasheet HTML 68Page - Texas Instruments LMKDB1108FS Datasheet HTML 69Page - Texas Instruments LMKDB1108FS Datasheet HTML 70Page - Texas Instruments LMKDB1108FS Datasheet HTML 71Page - Texas Instruments LMKDB1108FS Datasheet HTML 72Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 133 page
background image
Table 9-50. R92 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
3:0
SLEWRATE_OPT_3
R/W
Ah
There are four register assignments each storing a slew rate value
(chosen out of the 16 available slew rate values). This register bits
relate to the 3rd option. Go to Programmable Output Slew Rate
section for more information.
0h = 0
1h = 1
2h = 2
3h = 3
4h = 4
5h = 5
6h = 6
7h = 7
8h = 8
9h = 9
Ah = 10
Bh = 11
Ch = 12
Dh = 13
Eh = 14
Fh = 15
9.2.21 R97 Register (Offset = 61h) [Reset = 12h]
R97 is shown in Table 9-51.
Return to the Summary Table.
Table 9-51. R97 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
SLEWRATE_CTRL_MOD
_E
R/W
0h
Sets which mode is used to change the outputs slew rates
0h = Pin mode
1h = SMBus mode
6
RESERVED
R
0h
Reserved
5:3
RESERVED
R
0h
Reserved
2:0
RESERVED
R
0h
Reserved
9.2.22 R98 Register (Offset = 62h) [Reset = 00h]
R98 is shown in Table 9-52.
Return to the Summary Table.
Table 9-52. R98 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
SLEWRATE_SEL_CLK5_
_LSB
R/W
0h
LSB CLK5 Slew Rate Control
6
RESERVED
R
0h
Reserved
5
SLEWRATE_SEL_CLK4_
_LSB
R/W
0h
LSB CLK4 Slew Rate Control
4
SLEWRATE_SEL_CLK3_
_LSB
R/W
0h
LSB CLK3 Slew Rate Control
3
RESERVED
R
0h
Reserved
2
SLEWRATE_SEL_CLK2_
_LSB
R/W
0h
LSB CLK2 Slew Rate Control
1
SLEWRATE_SEL_CLK1_
_LSB
R/W
0h
LSB CLK1 Slew Rate Control
LMKDB1102, LMKDB1104, LMKDB1104FS, LMKDB1108, LMKDB1108FS
LMKDB1112, LMKDB1120, LMKDB1120FS
SNAS855G – NOVEMBER 2023 – REVISED MAY 2026
www.ti.com
68
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: LMKDB1102 LMKDB1104 LMKDB1104FS LMKDB1108 LMKDB1108FS LMKDB1112 LMKDB1120 LMKDB1120FS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com