R5F572TFGDFP datasheet(53/120 Pages) RENESAS

53 / 120 page

R01DS0331EJ0110 Rev.1.10

Page 53 of 120

Oct 06, 2023

RX72T Group

2. Electrical Characteristics

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.

Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).

Note 3. ICC depends on f (ICLK) as follows.

(when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 8 : 4 : 2 : 8 : 2 : 2 : 1 and EXTAL = 20 MHz)

• G version product

ICC Max. = 0.535 × f + 29 (full operation in normal operating mode)

ICC Typ. = 0.115 × f + 5 (normal operation in normal operating mode)

ICC Max. = 0.155 × f + 29 (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or

stopped is controlled only by the bit settings in the module stop control registers A to D.

Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK,

PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.

Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the

user program.

Table 2.7

DC Characteristics (3) (G version)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,

VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,

Ta = Topr

Item

Symbol

G version

Unit

Test Conditions

Min.

Typ.

Max.

Supply

current*1

Full operation*2

ICC*3

—

136

ICLK = 200 MHz

PCLKA = 100 MHz

PCLKB = 50 MHz

PCLKC = 200 MHz

PCLKD = 50 MHz

FCLK = 50 MHz

BCLK = 50 MHz

BCLK pin = 25 MHz

Normal

operation

Peripheral module clocks are supplied*4

—28—

Peripheral module clocks are stopped

*4, *5

—16—

CoreMark

Peripheral module clocks are stopped

*4, *5

—27—

Sleep mode: Peripheral module clocks are

supplied*4

—23

All module clock stop mode (reference value)

—

10.9

Increase current by BGO operation*6

—14—

Increase current by operating Trusted Secure IP

—

3.9

5.3

Software standby mode

—

0.9

22.1

VOLSR.PGAVLS = 1

Deep software standby mode

—

µA

VOLSR.PGAVLS = 1

R5F572TFGDFP Scheda tecnica(PDF) 53 Page - Renesas Technology Corp

R5F572TFGDFP Scheda tecnica(HTML) 53 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL