R5F572TFGDFP datasheet(99/120 Pages) RENESAS

99 / 120 page

R01DS0331EJ0110 Rev.1.10

Page 99 of 120

Oct 06, 2023

RX72T Group

2. Electrical Characteristics

Figure 2.60

RIIC Bus Interface Input/Output Timing

2.4.6.12

HRPWM

Note 1. The value is that difference from code to code normalized by the resolution (1 LSB).

Table 2.41

HRPWM Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,

VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,

ICLK = 8 to 200 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 200 MHz, BCLK = 8 to 60 MHz,

Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item

Min.

Typ.

Max.

Unit

Test Conditions

Input frequency (fIN)80

—

160

MHz

Resolution

—

195

—

fIN = 160 MHz

DNL*1

—

±2.0

—

LSB

SDA0

SCL0

VIH

VIL

tSTAH

tSCLH

tSCLL

P*1

S*1

tSf

tSr

tSCL

tSDAH

tSDAS

tSTAS

tSP

tSTOS

P*1

tBUF

Test conditions

VIH = 0.7 × VCC, VIL = 0.3 × VCC

VOL = 0.6 V, IOL = 6 mA

VOL = 0.4 V, IOL = 3 mA

Sr*1

Note 1. S, P, and Sr indicate the following conditions.

S: Start condition

P: Stop condition

Sr: Restart condition

R5F572TFGDFP Scheda tecnica(PDF) 99 Page - Renesas Technology Corp

R5F572TFGDFP Scheda tecnica(HTML) 99 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL