Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HD404369F Scheda tecnica(PDF) 40 Page - Renesas Technology Corp

Il numero della parte HD404369F
Spiegazioni elettronici  microcomputer has an A/D converter
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404369F Scheda tecnica(HTML) 40 Page - Renesas Technology Corp

Back Button HD404369F Datasheet HTML 36Page - Renesas Technology Corp HD404369F Datasheet HTML 37Page - Renesas Technology Corp HD404369F Datasheet HTML 38Page - Renesas Technology Corp HD404369F Datasheet HTML 39Page - Renesas Technology Corp HD404369F Datasheet HTML 40Page - Renesas Technology Corp HD404369F Datasheet HTML 41Page - Renesas Technology Corp HD404369F Datasheet HTML 42Page - Renesas Technology Corp HD404369F Datasheet HTML 43Page - Renesas Technology Corp HD404369F Datasheet HTML 44Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 117 page
background image
HD404369 Series
38
Oscillator Circuit
A block diagram of the clock generation circuit is shown in figure 22. As shown in table 20, a ceramic
oscillator or crystal oscillator can be connected to OSC
1 and OSC2, and a 32.768-kHz oscillator can be
connected to X1 and X2. The system oscillator can also be operated by an external clock.
Registers for Oscillator Circuit Operation
System Clock Selection Register 1 (SSR1: $027): Four bit write-only register which sets the subsystem
clock frequency (f
SUB) division ratio, and sets the subsystem clock oscillation in stop mode. Bit 1 (SSR11)
of system clock select register 1 must be set according to the frequency of the oscillator connected to OSC
1
and OSC
2 (figure 23).
Bit 1 (SSR11) and bit 2 (SSR12) are initialized to 0 on reset and in stop mode. Bit 3 (SSR13) is initialized
to 0 only on reset.
OSC2
OSC1
X1
X2
System
oscillator
Sub-
system
oscillator
1/4, 1/8,
1/16 or
1/32
division
circuit*1
Timing
generator
circuit
System
clock
selection
CPU with ROM,
RAM, registers,
flags, and I/O
Peripheral
function
interrupt
Time-base
interrupt
Time-base
clock
selection
1/8 or 1/4
division
circuit*2
Timing
generator
circuit
Timing
generator
circuit
1/8
division
circuit
fW
fSUB
tsubcyc
LSON
TMA3
fcyc
tcyc
fOSC
fX
tWcyc
øCPU
øPER
øCLK
Notes:
1/4, 1/8, 1/16 or 1/32 division ratio can be selected by setting bits 0 and 1 of system clock
select register 2 (SSR2: $028).
1/8 or 1/4 division ratio can be selected by setting bit 2 of system clock select register 1
(SSR1: $027).
1.
2.
Figure 22 Clock Generation Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com