| Motore di ricerca datesheet componenti elettronici |
|
HD404369F Scheda tecnica(PDF) 49 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD404369F Scheda tecnica(HTML) 49 Page - Renesas Technology Corp |
|
49 / 117 page ![]() HD404369 Series 47 Evaluation Chip Set and ZTAT ™/Mask ROM Product Differences As shown in figure 27, the NMOS intermediate-voltage open drain pin circuit in the evaluation chip set differs from that used in the ZTAT ™ microcomputer and built-in mask ROM microcomputer products. Please note that although these outputs in the ZTAT ™ microcomputer and built-in mask ROM microcomputer products can be set to high impedance by the combinations shown in table 23, these outputs cannot be set to high impedance in the evaluation chip set. Table 23 Program Control of High Impedance States Register Set Value DCR 0 1 PDR * 1 Notes: * An asterisk indicates that the value may be either 0 or 1 and has no influence on circuit operation. This applies to the ZTAT ™ and built-in mask ROM microcomputer NMOS open drain pins. VCC VCC HLT MIS3 DCR PDR CPU input Input control signal (a) Evaluation Chip Set Circuit Structure Input control signal (b) ZTAT and Built-In Mask ROM Microcomputer Circuit Structure HLT DCR PDR CPU input ™ Figure 27 NMOS Intermediate-Voltage Open Drain Pin Circuits |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |