Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HD6432138SW Scheda tecnica(PDF) 384 Page - Renesas Technology Corp

Il numero della parte HD6432138SW
Spiegazioni elettronici  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Scheda tecnica(HTML) 384 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 380Page - Renesas Technology Corp HD6432138SW Datasheet HTML 381Page - Renesas Technology Corp HD6432138SW Datasheet HTML 382Page - Renesas Technology Corp HD6432138SW Datasheet HTML 383Page - Renesas Technology Corp HD6432138SW Datasheet HTML 384Page - Renesas Technology Corp HD6432138SW Datasheet HTML 385Page - Renesas Technology Corp HD6432138SW Datasheet HTML 386Page - Renesas Technology Corp HD6432138SW Datasheet HTML 387Page - Renesas Technology Corp HD6432138SW Datasheet HTML 388Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 384 / 1061 page
background image
Section 12 8-Bit Timers
Rev. 4.00 Jun 06, 2006 page 330 of 1004
REJ09B0301-0400
12.3.6
Input Capture Operation
TMRX has input capture registers of TICR,TICRR, and TICRF. Narrow pulse width can be
measured with TICRR and TICRF, using one capture operation controlled by the ICST bit in the
TCONRI register of the timer connection. When TMRIX detects a rising and falling edge
successively after the ICST bit has been set to 1, the values of TCNT at that time are transferred to
TICRR and TICRF and ICST bit is cleared to 0.
The TMRIX input signal can be selected by setting other bits in the TCONRI register.
(1) Input capture input timing
Figure 12.9 shows the timing of the input capture operation.
TCNTX
n
N + 1
N
n + 1
TICRR
M
n
n
TICRF
m
mN
φ
TMRIX
Input capture
signal
Figure 12.9 Timing of Input Capture Operation
If the input capture signal enters while TICRR and TICRF are being read, it is internally delayed
one system clock (
φ) period. Figure 12.10 shows the timing of this operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com