HD6432138SW datasheet(417/1061 Pages) RENESAS

Il numero della parte	HD6432138SW

Spiegazioni elettronici	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1061 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

417 / 1061 page

Section 13 Timer Connection [H8S/2138 Group]

Rev. 4.00 Jun 06, 2006 page 363 of 1004

REJ09B0301-0400

Table 13.7

Examples of TCORB, TCR, and TCSR Settings

Bit(s)

Abbreviation

Contents

Description

7CMIEB

6CMIEA

5OVIE

Interrupts due to compare-match and

overflow are disabled

4 and 3

CCLR1,

CCLR0

TCNT is cleared by the rising edge of the

external reset signal (inverse of the IVI

signal)

TCR in

TMR1

2 to 0

CKS2 to CKS0

101

TCNT is incremented on the rising edge

of the external clock (IHI signal)

0011

Not changed by compare-match B;

output inverted by compare-match A

(toggle output)

TCSR in

TMR1

3 to 0

OS3 to OS0

1001

when TCORB

≤ TCORA, 1 output on

compare-match B, 0 output on compare-

match A

TOCRB in TMR1

H'03

(example)

Compare-match on the 4th (example)

rise of the IHI signal after the rise of the

inverse of the IVI signal

TCNT

TCNT = TCORB (3)

IHI signal

IVI signal (PDC signal)

IVO signal

(without fall modification,

with IHI synchronization)

IVO signal

(with fall modification,

without IHI synchronization)

IVO signal

(with fall modification

and IHI synchronization)

Figure 13.7 Fall Modification/IHI Synchronization Timing Chart

HD6432138SW Scheda tecnica(PDF) 417 Page - Renesas Technology Corp

HD6432138SW Scheda tecnica(HTML) 417 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL