HD6432138SW datasheet(468/1061 Pages) RENESAS

468 / 1061 page

Section 15 Serial Communication Interface (SCI, IrDA)

Rev. 4.00 Jun 06, 2006 page 414 of 1004

REJ09B0301-0400

Bit 2—Data Invert (SINV): Specifies inversion of the data logic level. The SINV bit does not

affect the logic level of the parity bit(s): parity bit inversion requires inversion of the O/

E bit in

SMR.

Bit 2

SINV

Description

TDR contents are transmitted without modification

(Initial value)

Receive data is stored in RDR without modification

TDR contents are inverted before being transmitted

Receive data is stored in RDR in inverted form

Bit 1—Reserved: This bit cannot be modified and is always read as 1.

Bit 0—Serial Communication Interface Mode Select (SMIF): Reserved bit. 1 should not be

written in this bit.

Bit 0

SMIF

Description

Normal SCI mode

(Initial value)

Reserved mode

15.2.10

Module Stop Control Register (MSTPCR)

MSTP15

R/W

Bit

Initial value

Read/Write

MSTP14

R/W

MSTP13

R/W

MSTP12

R/W

MSTP11

R/W

MSTP10

R/W

MSTP9

R/W

MSTP8

R/W

MSTP7

R/W

MSTP6

R/W

MSTP5

R/W

MSTP4

R/W

MSTP3

R/W

MSTP2

R/W

MSTP1

R/W

MSTP0

R/W

MSTPCRH

MSTPCRL

MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control.

When bit MSTP7, MSTP6, or MSTP5 is set to 1, SCI0, SCI1, or SCI2 operation, respectively,

stops at the end of the bus cycle and a transition is made to module stop mode. For details, see

section 24.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in

software standby mode.

HD6432138SW Scheda tecnica(PDF) 468 Page - Renesas Technology Corp

HD6432138SW Scheda tecnica(HTML) 468 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL