H8SSLASH2218 datasheet(632/750 Pages) RENESAS

632 / 750 page

Section 17 Flash Memory (F-ZTAT Version)

Rev.6.00 Jun. 03, 2008 Page 584 of 698

REJ09B0074-0600

The FLMCR1, FLMCR2, EBR1 and EBR2 settings are retained, but program mode or erase mode

is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-

entered by re-setting the P1 or E1 bit. However, PV1 and EV1 bit setting is enabled, and a

transition can be made to verify mode.

17.10

Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including NMI interrupt is disabled when flash memory is being programmed or

erased (when the P1 or E1 bit is set in FLMCR1), and while the boot program is executing in boot

mode*

1, to give priority to the program or erase operation. There are three reasons for this:

1. Interrupt during programming or erasing might cause a violation of the programming or

erasing algorithm, with the result that normal operation could not be assured.

2. In the interrupt exception handling sequence during programming or erasing, the vector would

not be read correctly*

2 , possibly resulting in CPU runaway.

3. If interrupt occurred during boot program execution, it would not be possible to execute the

normal boot mode sequence.

Notes: 1. Interrupt requests must be disabled inside and outside the CPU until the programming

control program has completed programming.

The vector may not be read correctly in this case for the following two reasons:

• If flash memory is read while being programmed or erased (while the P1 or E1 bit is

set in FLMCR1), correct read data will not be obtained (undetermined values will

be returned).

• If the interrupt entry in the vector table has not been programmed yet, interrupt

exception handling will not be executed correctly.

H8S/2218 Scheda tecnica(PDF) 632 Page - Renesas Technology Corp