H8SSLASH2218 datasheet(223/750 Pages) RENESAS

223 / 750 page

Section 7 DMA Controller (DMAC)

Rev.6.00 Jun. 03, 2008 Page 175 of 698

REJ09B0074-0600

Bit Bit Name Initial Value

R/W

Description

Data Transfer Enable

When DTE = 0, data transfer is disabled and the activation

source selected by the data transfer factor setting is ignored.

If the activation source is an internal interrupt, an interrupt

request is issued to the CPU. If the DTIE bit is set to 1 when

DTE = 0, the DMAC regards this as indicating the end of a

transfer, and issues a transfer end interrupt request to the

CPU.

The conditions for the DTE bit being cleared to 0 are as

follows:

• When initialization is performed

• When the specified number of transfers have been

completed

• When 0 is written to the DTE bit to forcibly abort the

transfer, or for a similar reason

When DTE = 1 and DTME = 1, data transfer is enabled and

the DMAC waits for a request by the activation source

selected by the data transfer factor setting. When a request is

issued by the activation source, DMA transfer is executed.

The condition for the DTE bit being set to 1 is as follows:

• When 1 is written to the DTE bit after the DTE bit is read

as 0

DTE1

R/W

Data Transfer Enable 1

Enables or disables data transfer on channel 1.

0: Data transfer disabled

1: Data transfer enabled

DTME0

R/W

Data Transfer Master Enable 0

Enables or disables data transfer on channel 0.

0: Data transfer disabled. In burst mode, cleared to 0 by an

NMI interrupt

1: Data transfer enabled

DTE0

R/W

Data Transfer Enable 0

Enables or disables data transfer on channel 0.

0: Data transfer disabled

1: Data transfer enabled

H8S/2218 Scheda tecnica(PDF) 223 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 223 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL