Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

AD9547/PCBZ Scheda tecnica(PDF) 10 Page - Analog Devices

Il numero della parte AD9547/PCBZ
Spiegazioni elettronici  Dual/Quad Input Network Clock Generator/Synchronizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9547/PCBZ Scheda tecnica(HTML) 10 Page - Analog Devices

Back Button AD9547/PCBZ Datasheet HTML 6Page - Analog Devices AD9547/PCBZ Datasheet HTML 7Page - Analog Devices AD9547/PCBZ Datasheet HTML 8Page - Analog Devices AD9547/PCBZ Datasheet HTML 9Page - Analog Devices AD9547/PCBZ Datasheet HTML 10Page - Analog Devices AD9547/PCBZ Datasheet HTML 11Page - Analog Devices AD9547/PCBZ Datasheet HTML 12Page - Analog Devices AD9547/PCBZ Datasheet HTML 13Page - Analog Devices AD9547/PCBZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 104 page
background image
AD9547
Rev. 0 | Page 10 of 104
TIME DURATION OF DIGITAL FUNCTIONS
Table 13.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
EEPROM-TO-REGISTER DOWNLOAD TIME
25
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F)
REGISTER-TO-EEPROM UPLOAD TIME
200
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F
MINIMUM POWER-DOWN EXIT TIME
10.5
μs
Dependent on loop filter bandwidth
MAXIMUM TIME FROM ASSERTION OF THE RESET PIN
TO THE M0 TO M7 PINS ENTERING HIGH
IMPEDANCE STATE
45
ns
DIGITAL PLL
Table 14.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE FREQUENCY DETECTOR (PFD) INPUT
FREQUENCY RANGE
0.001
10
MHz
Maximum fPFD = fS/1001, 2
LOOP BANDWIDTH
0.001
1 × 105
Hz
Programmable design parameter;
maximum fLOOP = fREF/(20R)3
PHASE MARGIN
30
89
Degrees
Programmable design parameter
REFERENCE INPUT (R) DIVISION FACTOR
1
230
1, 2, …1,073,741,824
INTEGER FEEDBACK (S) DIVISION FACTOR
8
220
8, 9, …1,048,576
FRACTIONAL FEEDBACK DIVIDE RATIO
0
0.999
Maximum value = 1022/1023
1 fPFD is the frequency at the input to the phase-frequency detector.
2 fS is the sample rate of the output DAC.
3 fREF is the frequency of the active reference; R is the frequency division factor determined by the R divider.
DIGITAL PLL LOCK DETECTION
Table 15.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE LOCK DETECTOR
Threshold Programming Range
0.001
65.5
ns
Threshold Resolution
1
ps
FREQUENCY LOCK DETECTOR
Threshold Programming Range
0.001
16,700
ns
Reference-to-feedback period difference
Threshold Resolution
1
ps
HOLDOVER SPECIFICATIONS
Table 16.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
FREQUENCY ACCURACY
<0.01
ppm
Excludes frequency drift of SYSCLK source;
excludes frequency drift of input reference
prior to entering holdover



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com