AD9547SLASHPCBZ datasheet(25/104 Pages) AD

25 / 104 page

AD9547

Rev. 0 | Page 25 of 104

Program the clock distribution outputs.

The clock distribution parameters reside in the 0x0400 register

address space. They include the following:

•

Output power-down control

•

Output enable (disabled by default)

•

Output synchronization

•

Output mode control

•

Output divider functionality

•

Program the reference inputs.

10. The reference input parameters reside in the 0x0500

•

Reference power-down

•

Reference logic family

•

Reference profile assignment control

•

Phase build-out control

11. Program the reference profiles.

The reference profile parameters reside in the 0x0600 and

0x0700 register address spaces. They include the following:

•

Reference priority

•

Reference period

•

Reference period tolerance

•

Reference validation timer

•

Reference redetect timer

•

Digital loop filter coefficients

•

Reference prescaler (R divider)

•

Feedback dividers (S, U, and V)

•

Phase and frequency lock detector controls

12. Generate reference acquisition.

After the registers are programmed, issue an I/O update using

been programmed up to this point.

If the settings are programmed for manual profile assignment,

the DPLL locks to the first available reference that has the highest

priority. If the settings are programmed for automatic profile

assignment, then write to the reference profile selection register

(Address 0x0A0D) to select the state machines that require starting.

Next, issue an I/O update (Address 0x0005, Bit 0) to start the

selected state machines. Upon completion of the reference

detection sequence, the DPLL locks to the first available

reference with the highest priority.

13. Generate the output clock.

If the registers are programmed for automatic clock distribution

synchronization via DPLL phase or frequency lock, the synthesized

output signal appears at the clock distribution outputs (assuming

that the output is enabled and the DDS output signal has been

routed to the CLKINx input pins). Otherwise, set and then clear

the sync distribution bit (Address 0x0A02, Bit 1) or use a multi-

function pin input (if programmed accordingly) to generate

a clock distribution sync pulse, which causes the synthesized

output signal to appear at the clock distribution outputs.

AD9547/PCBZ Scheda tecnica(PDF) 25 Page - Analog Devices

AD9547/PCBZ Scheda tecnica(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL