CDPCLK4 datasheet(80/274 Pages) ALTERA

80 / 274 page

5–20

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family

Hardware Features

Cyclone III Device Handbook

July 2012

Altera Corporation

Volume 1

Manual Override

If you are using the automatic switchover, you must switch input clocks with the

manual override feature with the clkswitch input.

Figure 5–16 shows an example of a waveform illustrating the switchover feature

when controlled by clkswitch. In this case, both clock sources are functional and

inclk0

is selected as the reference clock. A low-to-high transition of the clkswitch

signal starts the switchover sequence. The clkswitch signal must be high for at least

three clock cycles (at least three of the longer clock period if inclk0 and inclk1 have

different frequencies). On the falling edge of inclk0, the reference clock of the counter,

muxout

, is gated off to prevent any clock glitching. On the falling edge of inclk1, the

reference clock multiplexer switches from inclk0 to inclk1 as the PLL reference. On

the falling edge of inclk1, the reference clock multiplexer switches from inclk0 to

inclk1

as the PLL reference, and the activeclock signal changes to indicate which

clock is currently feeding the PLL.

In this mode, the activeclock signal mirrors the clkswitch signal. As both blocks are

still functional during the manual switch, neither clkbad signals go high. Because the

switchover circuit is positive edge-sensitive, the falling edge of the clkswitch signal

does not cause the circuit to switch back from inclk1 to inclk0. When the clkswitch

signal goes high again, the process repeats. The clkswitch signal and the automatic

switch only works depending on the availability of the clock that is switched to. If the

clock is unavailable, the state machine waits until the clock is available.

1 If CLKSWITCH = 1, the automatic switchover function is overridden. While the

clkswitch

signal is high, further switchover action is blocked.

Figure 5–16. Clock Switchover Using the clkswitch Control (1)

Note to Figure 5–16:

(1) Both inclk0 and inclk1 must be running when the clkswitch signal goes high to start a manual clock switchover

event.

inclk0

inclk1

muxout

clkswitch

activeclock

clkbad0

clkbad1

CDPCLK4 Scheda tecnica(PDF) 80 Page - Altera Corporation

CDPCLK4 Scheda tecnica(HTML) 80 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL