MX66L51235FMI-10G datasheet(42/83 Pages) MCNIX

42 / 83 page

MX66L51235F

Rev. 1.1, August 02, 2016

P/N: PM1832

9-12. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on

the falling edge of SCLK at a maximum frequency fR. The first address can't be any location if the device is still in

3-Byte mode. The address is automatically increased to the next higher address after each byte data is shifted out,

so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the

highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the

4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B)

Mode section.

The sequence of issuing READ instruction is: CS# goes low→sending READ instruction code→ 3-byte or 4-byte

address on SI→ data out on SO→to end READ operation can use CS# to high at any time during data out.

Figure 27. Read Data Bytes (READ) Sequence (SPI Mode only)

SCLK

CS#

345678 9 10

28 29 30 31 32 33 34 35

22 21

3210

36 37 38

7654 3

Data Out 1

MSB

Data Out 2

03h

High-Z

command

Mode 3

Mode 0

24-Bit Address

(Note)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the

address cycles will be increased.

MX66L51235FMI-10G Scheda tecnica(PDF) 42 Page - Macronix International