Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADIN1300CCPZ-R7 Scheda tecnica(PDF) 24 Page - Analog Devices

Il numero della parte ADIN1300CCPZ-R7
Spiegazioni elettronici  Robust, Industrial, Low Latency and Low Power 10 Mbps
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADIN1300CCPZ-R7 Scheda tecnica(HTML) 24 Page - Analog Devices

Back Button ADIN1300CCPZ-R7 Datasheet HTML 20Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 21Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 22Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 23Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 24Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 25Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 26Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 27Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 79 page
background image
ADIN1300
Data Sheet
Rev. 0 | Page 24 of 79
PHY OUTPUT CLOCKS
The following internal PHY clock signals can be made available
at the GP_CLK pin:
125 MHz free running clock
125 MHz recovered clock
25 MHz clock
25 MHz or 125 MHz free running clock
25 MHz or 125 MHz recovered clock
This is configured in through register writes via the
GE_CLK_CFG register, Address 0xFF1F. By default, the PHY
clock is off. Note that selecting the 125 MHz free running clock
has an impact on power consumption, as the CMU is always
powered up except during reset and power up.
POWER SUPPLY DOMAINS
The ADIN1300 has the following three power supply domains
and requires a minimum of two supply sources, 0.9 V and 3.3 V:
DVDD_0P9 is the 0.9 V digital core power supply input.
AVDD_3P3 is the 3.3 V analog power supply input for the
PHY MDI interface, analog circuitry, XTAL oscillator,
DLL, RESET_N, CLK25_REF generation, and LED circuitry.
VDDIO enables the MDIO and MAC interface voltage
supply to be configured independently of the other circuitry
on the ADIN1300. In most cases, RMII/MII is operated at
3.3 V and RGMII is operated at 2.5 V, but the MAC interface
can operate at 3.3 V, 2.5 V, or 1.8 V to allow the MAC
interface to run at a lower voltage and power if the MAC
supports this.
There are no power supply sequencing requirements around the
order of power being applied to the device. See the Power-Up
Timing section for more details.
PHY CORE
RMII REF_CLK
GP_CLK
CLK25_REF
ADIN1300
XTAL_I/CLK_IN/REF_CLK
125MHz FREE RUNNING CLOCK
125MHz RECOVERED CLOCK
25MHz CLOCK
25MHz/125MHz FREE RUNNING CLOCK
25MHz/125MHz RECOVERED CLOCK
XTAL_O
XTAL
OSCILLATOR
Figure 26. PHY Output Clocks Simplified Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com