ADIN1300CCPZ-R7 datasheet(58/79 Pages) AD

58 / 79 page

ADIN1300

Data Sheet

Rev. 0 | Page 58 of 79

Mean Square Error A Register

Address: 0x8402, Reset: 0x0000, Name: MSE_A

This register is an indication of signal quality and is a measure of the mean square error on Dimension A.

Table 62. Bit Descriptions for MSE_A

Bits

Bit Name

Description

Reset

Access

[15:8]

RESERVED

Reserved.

0x0

[7:0]

MSE_A

This register is an indication of signal quality when a 100BASE-TX or 1000BASE-T link is up and is a

measure of the mean square error on Dimension A.

0x0

Mean Square Error B Register

Address: 0x8403, Reset: 0x0000, Name: MSE_B

This register is an indication of signal quality and is a measure of the mean square error on Dimension B.

Table 63. Bit Descriptions for MSE_B

Bits

Bit Name

Description

Reset

Access

[15:8]

RESERVED

Reserved.

0x0

[7:0]

MSE_B

This register is an indication of signal quality when a 1000BASE-T link is up and is a measure of the

mean square error on Dimension B.

0x0

Mean Square Error C Register

Address: 0x8404, Reset: 0x0000, Name: MSE_C

This register is an indication of signal quality and is a measure of the mean square error on Dimension C.

Table 64. Bit Descriptions for MSE_C

Bits

Bit Name

Description

Reset

Access

[15:8]

RESERVED

Reserved.

0x0

[7:0]

MSE_C

This register is an indication of signal quality when a 1000BASE-T link is up and is a measure of the

mean square error on Dimension C.

0x0

Mean Square Error D Register

Address: 0x8405, Reset: 0x0000, Name: MSE_D

This register is an indication of signal quality and is a measure of the mean square error on Dimension D.

Table 65. Bit Descriptions for MSE_D

Bits

Bit Name

Description

Reset

Access

[15:8]

RESERVED

Reserved.

0x0

[7:0]

MSE_D

This register is an indication of signal quality when a 1000BASE-T link is up and is a measure of the

mean square error on Dimension D.

0x0

Enhanced Link Detection Enable Register

Address: 0x8E27, Reset: 0x003D, Name: FLD_EN

This register controls the enables for the enhanced link detection function. This is early detection and indication of link loss.

Table 66. Bit Descriptions for FLD_EN

Bits

Bit Name

Description

Reset

Access

[15:8]

RESERVED

Reserved.

0x0

FLD_PCS_ERR_B_100_EN

Enhanced link detection PCS receive error detection enable for 100BASE-TX.

0x0

R/W

FLD_PCS_ERR_B_1000_EN

Enhanced link detection PCS receive error detection enable for 1000BASE-T.

0x0

R/W

FLD_SLCR_OUT_STUCK_B_100_EN

Enhanced link detection PMA slicer output stuck at detection enable for

100BASE-TX.

0x1

R/W

ADIN1300CCPZ-R7 Scheda tecnica(PDF) 58 Page - Analog Devices

ADIN1300CCPZ-R7 Scheda tecnica(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Scheda tecnica Scarica

Link URL