ADSP-SC596 datasheet(108/134 Pages) AD

Il numero della parte	ADSP-SC596

Spiegazioni elettronici	SHARC Dual-Core DSP with Arm Cortex-A55

PDF	134 Pages

Scroll/Zoom	100%

Produttore elettronici	AD [Analog Devices]

Homepage	http://www.analog.com

Logo

108 / 134 page

Rev. PrD

Page 108 of 134

May 2022

ADSP-SC595/SC596/SC598

Preliminary Technical Data

Extended Mobile Storage Interface (eMSI) Controller Timing—eMMC SDR Mode

Table Table 72 and Figure 49 show I/O timing related to the eMSI.

Table 72. eMSI Controller Timing—eMMC SDR Mode

All specifications are based on simulation data and are subject to change without notice.

Parameter

Min

Max

Unit

Timing Requirements

tWL

CLK Low Time

0.45 × tP

0.55 × tP

tWH

CLK High Time

0.45 × tP

0.55 × tP

Clock Frequency Data Transfer Mode1

1 tP = 1/fP

MHz

tPP

Period

tP – 0.8

tISU

Input Data Setup Time

5.8

tIH

Input Data Hold Time

2.5

tISU

Input Command Setup Time

5.8

tIH

Input Command Hold Time

2.5

Switching Characteristics

tODLY

Output Data Delay

16.5

tOH

Output Data Delay

3.5

tODLY

Output Command Delay

16.5

tOH

Output Command Delay

3.5

Figure 49. eMSI Controller Timing with eMMC SDR Mode

tIH

DATA

tWH

tWL

tPP

CLK

INPUT

OUTPUT

DATA

tISU

tOH

tODLY

INVALID

DATA

INVALID

DATA

ADSP-SC596 Scheda tecnica(PDF) 108 Page - Analog Devices

ADSP-SC596 Scheda tecnica(HTML) 108 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL