FT930Q-R datasheet(38/65 Pages) BRIDGETEK

38 / 65 page

FT93x Datasheet Embedded Microcontroller Datasheet

Version 1.5

Document Reference No.: BRT_000051

Clearance No.: BRT#049

4.16

SD Host Controller

The FT93x series contains one SD Host controller offering access to external large capacity non-volatile

memory.

4.16.1 Features



Compliant with SD Host controller standard specification, version 3.0.



Supports both streaming and non-streaming data transfers.



Compliant with SD physical layer specification, version 3.0.



Supports configurable SD bus modes: 4-bit mode and 8-bit mode.



Compliant with SDIO card specification, version 2.0.



Support 4K SRAM for data FIFO.



Supports configurable 1-bit/4-bit SD card bus.



Configurable CPRM function for security.



Built-in generation and check for 7-bit and 16-bit CRC data.



Card detection (Insertion/Removal).



Supports read wait mechanism for SDIO function.



Supports suspend/resume mechanism for SDIO function.

4.17

Analog to Digital Converter (ADC)

The FT93x series has a low-power, high-speed, successive approximation Analog-to-Digital Converter

(ADC) that supports 8-bit resolution and maximum sampling frequency up to 460kSPS.

This ADC accepts analog inputs ranging from the ground supply to the power supply. This ADC can be

used in various low-power and medium-resolution applications.

4.17.1 Features



8-bit successive approximation ADC.



Three-channel analog input ADC1/2/3.



Individual channels can be selected for conversion.



Power-down mode support.



Maximum conversion rate of up to 460kSPS.



Measurement range 0 to VCC3V3A, by default the range voltage is 10% off of VCC3V3A. See

Table 5-7.



INL: +/-1LSB (max).



DNL: +/-1LSB (max).

4.18

Digital to Analog Converter (DAC)

The FT93x series has two 10-bit, 1 MSPS Digital-to-Analog converter (DAC). It includes digital logic for

registering the DAC value and a unity-gain buffer capable of driving off-chip. The module can also be

switched to a power-down state where it consumes a minimum amount of current.

4.18.1 Features



Two 10-bit DACs (DAC0/1).



10-bit R2R DAC ladder structure.



Buffered output.



Power-down mode support.



Programmable conversion rate, the maximum rate is 1MHz.



Selectable output drive.



INL: +/-1.5LSB (max).



DNL: +/-1LSB (max).

FT930Q-R Scheda tecnica(PDF) 38 Page - Bridgetek Pte Ltd.

FT930Q-R Scheda tecnica(HTML) 38 Page - Bridgetek Pte Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Scheda tecnica Scarica

Link URL