Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

FS26 Scheda tecnica(PDF) 117 Page - NXP Semiconductors

Il numero della parte FS26
Spiegazioni elettronici  Safety system basis chip with low power for ASIL D/ASIL B
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS26 Scheda tecnica(HTML) 117 Page - NXP Semiconductors

Back Button FS26 Datasheet HTML 113Page - NXP Semiconductors FS26 Datasheet HTML 114Page - NXP Semiconductors FS26 Datasheet HTML 115Page - NXP Semiconductors FS26 Datasheet HTML 116Page - NXP Semiconductors FS26 Datasheet HTML 117Page - NXP Semiconductors FS26 Datasheet HTML 118Page - NXP Semiconductors FS26 Datasheet HTML 119Page - NXP Semiconductors FS26 Datasheet HTML 120Page - NXP Semiconductors FS26 Datasheet HTML 121Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 156 page
background image
NXP Semiconductors
FS26
Safety system basis chip with low power for ASIL D/ASIL B
GPIO1 configuration
from logic
GPIO1
from logic
to logic
to logic
GPIO1
Receiver
QLS
QHS
GPIO1PD
RPD_GPIOx
GPIO1PU
VSUP
TSD
SENSOR
RPU_GPIOx
VDDIO
aaa-045474
VBOS
VDIG
Figure 38. GPIO1 block diagram
GPIO2 configuration
from logic
GPIO2
from logic
to logic
GPIO2
Receiver
QLS
QHS
GPIO2PD
RPD_GPIOx
GPIO2PU
RPU_GPIOx
VDDIO
TRKIN
aaa-045475
VBOS
VDIG
Figure 39. GPIO2 block diagram
19.3.2.1 GPIO input configuration
When GPIOx is set as input configuration, the pin is set to Hi-Z or Low depending on the GPIOxPD_OTP bit.
The internal pull-up is disabled regardless of the GPIOxPD_OTP bit.
GPIOx pins are protected up to 40 V, and are suitable to connect a wake-up signal outside the ECU.
When a GPIO is used as a global input pin, an RC protection network is required to protect the input. When a
GPIO is used as local input pin, a capacitor is required for immunity. Each GPIO voltage can be sensed through
the analog multiplexer.
19.3.2.2 GPIO active high mode
When GPIOx is set as active high, as soon as the OTP is loaded, the pin is set to Hi-Z or Low, depending on the
GPIOxPD_OTP bit. If the GPIOx is assigned to a slot in the power-up sequence, the pin remains Hi-Z or Low
until it reaches the selected slot. Once the selected slot is reached, the GPIOx is asserted high.
In normal mode, the internal pull-down resistor is disabled regardless of the GPIOxPD_OTP bit when the GPIOx
is set as low-side driver.
FS26_SDS
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.
Product short data sheet
Rev. 6.0 — 12 December 2025
Document feedback
117 / 156



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com