 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
LMKDB1104FS Scheda tecnica(PDF) 90 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LMKDB1104FS Scheda tecnica(HTML) 90 Page - Texas Instruments |
|
|
90 / 133 page  9.5 LMKDB1104 and LMKDB1104FS Registers Table 9-103 lists the memory-mapped registers for the LMKDB1104 and LMKDB1104FS registers. All register offset addresses not listed in Table 9-103 must be considered as reserved locations and the register contents must not be modified. Table 9-103. LMKDB1104 and LMKDB1104FS Registers Offset Acronym Register Name Section 0h R0 Output Enable Control for CLK2 and CLK3 Section 9.5.1 1h R1 Output Enable Control for CLK0 and CLK1 Section 9.5.2 2h R2 OE Pin Readback for CLK2 and CLK3 Section 9.5.3 3h R3 OE Pin Readback for CLK0 and CLK1 Section 9.5.4 4h R4 Readback status of SBI_EN and CLKIN AOD Enable Control Section 9.5.5 5h R5 Device Info Section 9.5.6 6h R6 Device Info (cont.) Section 9.5.7 7h R7 SMBus Byte Counter Section 9.5.8 8h R8 Mask off Side-Band Disable for CLK3 and CLK2 Section 9.5.9 9h R9 Mask off Side-Band Disable for CLK1 and CLK0 Section 9.5.10 Bh R11 Readback of Side-Band Disable for CLK3 and CLK2 Section 9.5.11 Ch R12 Readback of Side-Band Disable for CLK1 and CLK0 Section 9.5.12 11h R17 Output Amplitude Section 9.5.13 12h R18 Input Configuration, Save Config in PD, Slew Rate select mode, SMB SDATA Monitoring, and LOS Readback Section 9.5.14 14h R20 Output Slew Rate Select MSB for CLK2 and CLK3 Section 9.5.15 15h R21 Output Slew Rate Select MSB for CLK0 and CLK1 Section 9.5.16 26h R38 Non-clearable SMBUS Write Lock Section 9.5.17 27h R39 LOS Event Status and Clearable SMBus Write Lock Section 9.5.18 5Bh R91 Slew Rate Speed Options 1 and 2 Assignments Section 9.5.19 5Ch R92 Slew Rate Speed Options 3 and 4 Assignments Section 9.5.20 62h R98 Output Slew Rate Select LSB for CLK0 and CLK1 Section 9.5.21 63h R99 Output Slew Rate Select LSB for CLK2 and CLK3 Section 9.5.22 Complex bit access types are encoded to fit into small table cells. Table 9-104 shows the codes that are used for access types in this section. Table 9-104. LMKDB1104 and LMKDB1104FS Access Type Codes Access Type Code Description Read Type R R Read Write Type W W Write W1C W 1C Write 1 to clear Reset or Default Value -n Value after reset or the default value LMKDB1102, LMKDB1104, LMKDB1104FS, LMKDB1108, LMKDB1108FS LMKDB1112, LMKDB1120, LMKDB1120FS SNAS855G – NOVEMBER 2023 – REVISED MAY 2026 www.ti.com 90 Submit Document Feedback Copyright © 2026 Texas Instruments Incorporated Product Folder Links: LMKDB1102 LMKDB1104 LMKDB1104FS LMKDB1108 LMKDB1108FS LMKDB1112 LMKDB1120 LMKDB1120FS |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
