ORSPI4 datasheet(82/263 Pages) LATTICE

82 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

by the calendar. This ensures that the bandwidth allocated for a given port is maintained and the port’s FIFO is

emptied at the same rate that it is being ﬁlled up at the far-end transmitter. For example, if the calendar assumes

that the buffer for port 2 is ﬁlled more frequently than the buffer for port 4, then the FPGA logic must read the buffer

(virtual FIFO) for port 2 more frequently than port 4 to ensure that bandwidth requested for port 2 is maintained

across the SPI4 link. The user also has a choice to not use the per-port buffers and treat the DPRAMs as pure

clock-domain crossing FIFOs. This is done by simply conﬁguring each DPRAM in 128-bit mode and setting up the

number of virtual FIFO partitions to “1”.

If the user application supports more than 32 ports, multiple ports need to share a buffer or external memory can

be used. The ORSPI4 core provides a QDR-II SRAM Memory Controller for additional buffering. The QDR-II SRAM

memory was chosen owing to the wire-speed throughput that can be realized through dedicated write and read

ports. In this case, the user must implement control logic to sequence external memory reads from the selected vir-

tual FIFOs and the FIFOs are used only for crossing between clock domains. In many cases a second QDR-II

memory interface is needed, thus a soft IP version of the core is available.

Suppose there are 6 ports, and each port is mapped to a single buffer or virtual FIFO:

• The ﬁrst step is to decide the aggregation mode and FIFO size depending on the bandwidth needed by the

port(s). This is shown in Table 19.

• The second step is to conﬁgure the DPRAMs through software register settings shown in Table 20. Note that

DPRAM banks 2 and 3 are conﬁgured identically since they are conﬁgured to be a 64-bit interface.

• The last step is to conﬁgure the PDM using the procedure described in the Address Mapper section. The con-

tents of the PDM are shown in Table 21.

Table 19. DPRAM Conﬁguration Example

Table 20. DPRAM Software Register Settings Example

Table 21. PDM Contents Example

DPRAM bank

Aggregation

Mode

Number of

Virtual FIFOs

Virtual FIFO

Size (bytes)

32-bit

2,3

64-bit

DPRAM Bank

Aggregation Mode

Number of Virtual FIFOs

RX_DPRAM_0_AGGR_MODE = 00

RX_DPRAM_0_NUMFIFO = 01

RX_DPRAM_1_AGGR_MODE = 00

RX_DPRAM_0_NUMFIFO = 01

RX_DPRAM_2_AGGR_MODE = 01

RX_DPRAM_0_NUMFIFO = 01

RX_DPRAM_3_AGGR_MODE = 01

RX_DPRAM_0_NUMFIFO = 01

Port ID

Bank ID

Partition Address

0x00

000

0x01

001

0x02

000

0x03

001

0x04

000

0x05

001

ORSPI4 Scheda tecnica(PDF) 82 Page - Lattice Semiconductor

ORSPI4 Scheda tecnica(HTML) 82 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL