HD6432138SW datasheet(159/1061 Pages) RENESAS

159 / 1061 page

Section 5 Interrupt Controller

Rev. 4.00 Jun 06, 2006 page 105 of 1004

REJ09B0301-0400

5.2.2

Interrupt Control Registers A to C (ICRA to ICRC)

ICR7

R/W

ICR6

R/W

ICR5

R/W

ICR4

R/W

ICR3

R/W

ICR0

R/W

ICR2

R/W

ICR1

R/W

Bit

Initial value

Read/Write

The ICR registers are three 8-bit readable/writable registers that set the interrupt control level for

interrupts other than NMI and address break.

The correspondence between ICR settings and interrupt sources is shown in table 5.3.

The ICR registers are initialized to H'00 by a reset and in hardware standby mode.

Bit n—Interrupt Control Level (ICRn): Sets the control level for the corresponding interrupt

source.

Bit n

ICRn

Description

Corresponding interrupt source is control level 0 (non-priority)

(Initial value)

Corresponding interrupt source is control level 1 (priority)

(n = 7 to 0)

Table 5.3

Correspondence between Interrupt Sources and ICR Settings

Bits

432

ICRA

IRQ0

IRQ1

IRQ2

IRQ3

IRQ4

IRQ5

IRQ6

IRQ7

DTC

Watchdog

timer 0

Watchdog

timer 1

ICRB

A/D

converter

Free-

running

timer

—

8-bit

timer

channel 0

8-bit

timer

channel 1

8-bit

timer

channels

X, Y

HIF

ICRC

SCI

channel 0

SCI

channel 1

SCI

channel 2

IIC

channel 0

(option)

IIC

channel 1

(option)

——

—

HD6432138SW Scheda tecnica(PDF) 159 Page - Renesas Technology Corp

HD6432138SW Scheda tecnica(HTML) 159 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL