HD6432138SW datasheet(166/1061 Pages) RENESAS

166 / 1061 page

Section 5 Interrupt Controller

Rev. 4.00 Jun 06, 2006 page 112 of 1004

REJ09B0301-0400

5.2.8

Break Address Registers A, B, C (BARA, BARB, BARC)

A23

R/W

A22

R/W

A21

R/W

A20

R/W

A19

R/W

A16

R/W

A18

R/W

A17

R/W

Bit

BARA

Initial value

Read/Write

A15

R/W

A14

R/W

A13

R/W

A12

R/W

A11

R/W

A10

R/W

Bit

BARB

Initial value

Read/Write

R/W

—

R/W

Bit

BARC

Initial value

Read/Write

BAR consists of three 8-bit readable/writable registers (BARA, BARB, and BARC), and is used to

specify the address at which an address break is to be executed.

Each of the BAR registers is initialized to H'00 by a reset and in hardware standby mode. They are

not initialized in software standby mode.

BARA Bits 7 to 0—Address 23 to 16 (A23 to A16)

BARB Bits 7 to 0—Address 15 to 8 (A15 to A8)

BARC Bits 7 to 1—Address 7 to 1 (A7 to A1)

These bits specify the address at which an address break is to be executed. BAR bits A15 to A1

are compared with internal address bus lines A15 to A1, respectively.

The address at which the first instruction byte is located should be specified as the break address.

Occurrence of the address break condition may not be recognized for other addresses.

In normal mode, no comparison is made with address lines A23 to A16.

BARC Bit 0—Reserved: This bit cannot be modified and is always read as 0.

HD6432138SW Scheda tecnica(PDF) 166 Page - Renesas Technology Corp

HD6432138SW Scheda tecnica(HTML) 166 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL