ATtiny261-ESSZ datasheet(77/227 Pages) ATMEL

77 / 227 page

7753C–AVR–07/09

ATtiny261/ATtiny461/ATtiny861

14.6

Input Capture Unit

The Timer/Counter incorporates an Input Capture unit that can capture external events and give

them a time-stamp indicating time of occurrence. The external signal indicating an event, or mul-

tiple events, can be applied via the ICP0 pin or alternatively, via the analog-comparator unit. The

time-stamps can then be used to calculate frequency, duty-cycle, and other features of the sig-

nal applied. Alternatively the time-stamps can be used for creating a log of the events.

The Input Capture unit is illustrated by the block diagram shown in Figure 14-3. The elements of

the block diagram that are not directly a part of the Input Capture unit are gray shaded.

Figure 14-3. Input Capture Unit Block Diagram

The Output Compare Register OCR0A is a dual-purpose register that is also used as an 8-bit

Input Capture Register ICR0. In 16-bit Input Capture mode the Output Compare Register

OCR0B serves as the high byte of the Input Capture Register ICR0. In 8-bit Input Capture mode

the Output Compare Register OCR0B is free to be used as a normal Output Compare Register,

but in 16-bit Input Capture mode the Output Compare Unit cannot be used as there are no free

Output Compare Register(s). Even though the Input Capture register is called ICR0 in this sec-

tion, it is referring to the Output Compare Register(s).

When a change of the logic level (an event) occurs on the Input Capture pin (ICP0), alternatively

on the Analog Comparator output (ACO), and this change confirms to the setting of the edge

detector, a capture will be triggered. When a capture is triggered, the value of the counter

(TCNT0) is written to the Input Capture Register (ICR0). The Input Capture Flag (ICF0) is set at

the same system clock as the TCNT0 value is copied into Input Capture Register. If enabled

(TICIE0=1), the Input Capture Flag generates an Input Capture interrupt. The ICF0 flag is auto-

matically cleared when the interrupt is executed. Alternatively the ICF0 flag can be cleared by

software by writing a logical one to its I/O bit location.

ICF0 (Int.Req.)

Analog

Comparator

WRITE

ICR0 (16-bit Register)

OCR0B (8-bit)

Noise

Canceler

ICP0

Edge

Detector

TEMP (8-bit)

DATA BUS (8-bit)

OCR0A (8-bit)

TCNT0 (16-bit Counter)

TCNT0H (8-bit)

TCNT0L (8-bit)

ACIC0*

ICNC0

ICES0

ACO*

ATtiny261-ESSZ Scheda tecnica(PDF) 77 Page - ATMEL Corporation

ATtiny261-ESSZ Scheda tecnica(HTML) 77 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL