Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ATtiny261-ESSZ Scheda tecnica(PDF) 28 Page - ATMEL Corporation

Il numero della parte ATtiny261-ESSZ
Spiegazioni elettronici  8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ATMEL [ATMEL Corporation]
Homepage  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny261-ESSZ Scheda tecnica(HTML) 28 Page - ATMEL Corporation

Back Button ATtiny261-ESSZ Datasheet HTML 24Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 25Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 26Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 27Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 28Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 29Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 30Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 31Page - ATMEL Corporation ATtiny261-ESSZ Datasheet HTML 32Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 227 page
background image
28
7753C–AVR–07/09
ATtiny261/ATtiny461/ATtiny861
Figure 7-3.
External Clock Drive Configuration
When this clock source is selected, start-up times are determined by the SUT Fuses as shown in
Table 7-3.
Note that the System Clock Prescaler can be used to implement run-time changes of the internal
clock frequency while still ensuring stable operation. Refer to “System Clock Prescaler” on page
32 for details.
7.5
High Frequency PLL Clock - PLL
CLK
There is an internal PLL that provides nominally 64 MHz clock rate locked to the RC Oscillator
for the use of the Peripheral Timer/Counter1 and for the system clock source. When selected as
a system clock source, by programming the CKSEL fuses to ‘0001’, it is divided by four like
shown in Table 7-4. When this clock source is selected, start-up times are determined by the
SUT fuses as shown in Table 7-5. See also “PCK Clocking System” on page 26.
Table 7-3.
Start-up Times for the External Clock Selection
SUT1..0
Start-up Time from
Power-down and Power-save
Additional Delay from
Reset
Recommended Usage
00
6 CK
14CK
BOD enabled
01
6 CK
14CK + 4 ms
Fast rising power
10
6 CK
14CK + 64 ms
Slowly rising power
11
Reserved
EXTERNAL
CLOCK
SIGNAL
CLKI
GND
Table 7-4.
PLLCK Operating Modes
CKSEL3..0
Nominal Frequency
0001
16 MHz
Table 7-5.
Start-up Times for the PLLCK
SUT1..0
Start-up Time from Power
Down
Additional Delay from
Power-On-Reset (VCC = 5.0V) Recommended usage
00
14CK + 1K (1024) + 4 ms
4 ms
BOD enabled
01
14CK + 16K (16384) + 4 ms
4 ms
Fast rising power
10
14CK + 1K (1024) + 64 ms
4 ms
Slowly rising power
11
14CK + 16K (16384) + 64 ms
4 ms
Slowly rising power



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com