ATtiny261-ESSZ datasheet(81/227 Pages) ATMEL

81 / 227 page

7753C–AVR–07/09

ATtiny261/ATtiny461/ATtiny861

14.9

Accessing Registers in 16-bit Mode

In 16-bit mode (the TCW0 bit is set to one) the TCNT0H/L and OCR0A/B or TCNT0L/H and

OCR0B/A are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. The

16-bit register must be byte accessed using two read or write operations. The 16-bit

Timer/Counter has a single 8-bit register for temporary storing of the high byte of the 16-bit

access. The same temporary register is shared between all 16-bit registers. Accessing the low

byte triggers the 16-bit read or write operation. When the low byte of a 16-bit register is written

by the CPU, the high byte stored in the temporary register, and the low byte written are both cop-

ied into the 16-bit register in the same clock cycle. When the low byte of a 16-bit register is read

by the CPU, the high byte of the 16-bit register is copied into the temporary register in the same

clock cycle as the low byte is read.

There is one exception in the temporary register usage. In the Output Compare mode the 16-bit

Output Compare Register OCR0A/B is read without the temporary register, because the Output

Compare Register contains a fixed value that is only changed by CPU access. However, in

16-bit Input Capture mode the ICR0 register formed by the OCR0A and OCR0B registers must

be accessed with the temporary register.

To do a 16-bit write, the high byte must be written before the low byte. For a 16-bit read, the low

byte must be read before the high byte.

ATtiny261-ESSZ Scheda tecnica(PDF) 81 Page - ATMEL Corporation