WM8953ECSSLASHRV datasheet(36/100 Pages) WOLFSON

36 / 100 page

WM8953

Production Data

PD, January 2009, Rev 4.0

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8953 uses stereo 24-bit, 64x oversampled sigma-delta ADCs. The use of multi-bit feedback

and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC full

scale input level is proportional to AVDD. See “Electrical Characteristics” for further details. Any input

signal greater than full scale may overload the ADC and cause distortion.

The ADCs are enabled by the ADCL_ENA and ADCR_ENA register bits. If both ADCs are to be

enabled, they should be enabled simultaneously, i.e. with the same register write. If there is a

requirement to enable the ADCs independently of one another and use them simultaneously, the

ADCL_ADCR_LINK bit should be set. The EXT_ACCESS_ENA bit must be set before writing to the

ADCL_ADCR_LINK bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

ADCL_ENA

(rw)

Left ADC Enable

0 = ADC disabled

1 = ADC enabled

R2 (02h)

ADCR_ENA

(rw)

Right ADC Enable

0 = ADC disabled

1 = ADC enabled

R117 (75h)

EXT_ACCESS_ENA

Extended Register Map Access

0 = disabled

1 = enabled

R122 (7Ah)

ADCL_ADCR_LINK

0 = ADC Sync disabled

1 = ADC Sync enabled

Table 12 ADC Enable Control

ADC DIGITAL VOLUME CONTROL

The output of the ADCs can be digitally amplified or attenuated over a range from -71.625dB to

+17.625dB in 0.375dB steps. The volume of each channel can be controlled separately. The gain for

a given eight-bit code X is given by:

0.375

× (X-192) dB for 1 ≤ X ≤ 239;

MUTE for X = 0

+17.625dB for 239

≤ X ≤ 255

The ADC_VU bit controls the loading of digital volume control data. When ADC_VU is set to 0, the

ADCL_VOL or ADCR_VOL control data will be loaded into the respective control register, but will not

actually change the digital gain setting. Both left and right gain settings are updated when a 1 is

written to ADC_VU. This makes it possible to update the gain of both channels simultaneously.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

ADC_VU

N/A

ADC Volume Update

Writing a 1 to this bit will cause left

and right ADC volume to be updated

simultaneously

R15 (0Fh)

7:0

ADCL_VOL

[7:0]

1100_0000b

(0dB)

Left ADC Digital Volume

(See Table 14 for volume range)

ADC_VU

N/A

ADC Volume Update

Writing a 1 to this bit will cause left

and right ADC volume to be updated

simultaneously

R16 (10h)

7:0

ADCR_VOL

[7:0]

1100_0000b

(0dB)

Right ADC Digital Volume

(See Table 14 for volume range)

Table 13 ADC Digital Volume Control

WM8953ECS/RV Scheda tecnica(PDF) 36 Page - Wolfson Microelectronics plc

WM8953ECS/RV Scheda tecnica(HTML) 36 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Scheda tecnica Scarica

Link URL