Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

WM8953ECS/RV Scheda tecnica(PDF) 73 Page - Wolfson Microelectronics plc

Il numero della parte WM8953ECS/RV
Spiegazioni elettronici  Low Power Stereo ADC with PLL and TDM Interface
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WOLFSON [Wolfson Microelectronics plc]
Homepage  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8953ECS/RV Scheda tecnica(HTML) 73 Page - Wolfson Microelectronics plc

Back Button WM8953ECS/RV Datasheet HTML 69Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 70Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 71Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 72Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 73Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 74Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 75Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 76Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 77Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 100 page
background image
Production Data
WM8953
w
PD, January 2009, Rev 4.0
73
PLL
The integrated PLL can be used to generate SYSCLK for the WM8953 from a wide range of MCLK
reference frequencies. The PLL is enabled by the PLL_ENA register bit. If required, the input
reference clock can be divided by 2 by setting the register bit PRESCALE.
The PLL frequency ratio R is equal to f2/f1 (see Figure 50). This ratio is the real number represented
by register fields PLLN and PLLK, where PLLN is an integer (LSB = 1) and PLLK is the fractional
portion of the number (MSB = 0.5). The fractional portion is only valid when enabled by the field
SDM. De-selection of fractional mode results in lower power consumption.
For PLL stability, input frequencies and divisions must be chosen so that 5
≤ PLLN ≤ 13. Best
performance is achieved for 7
≤ N ≤9. Also, the PLL performs best when f2 is set between 90MHz
and 100MHz.
If PLLK is regarded as a 16-bit integer (instead of a fractional quantity), then PLLN and PLLK may be
determined as follows:
PLLN = int R
PLLK = int (216 (R - PLLN))
The PLL Control register settings are described in Table 45.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R2 (02h)
15
PLL_ENA
(rw)
0
PLL Enable
0 = disabled
1 = enabled
7
SDM
0
Enable PLL Integer Mode
0 = Integer mode
1 = Fractional mode
6
PRESCALE
0b
Divide MCLK by 2 at PLL input
0 = Divide by 1
1 = Divide by 2
R60 (3Ch)
3:0
PLLN[3:0]
8h
Integer (N) part of PLL frequency ratio.
R61 (3Dh)
7:0
PLLK [15:8]
31h
Fractional (K) part of PLL frequency ratio.
(Most significant bits)
R62 (3Eh)
7:0
PLLK [7:0]
26h
Fractional (K) part of PLL frequency ratio.
(Least significant bits)
Table 45 PLL Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com