IMX53IEC datasheet(80/173 Pages) FREESCALE

80 / 173 page

i.MX53 Applications Processors for Industrial Products, Rev. 6

Freescale Semiconductor

Electrical Characteristics

4.7.8

Image Processing Unit (IPU) Module Parameters

The purpose of the IPU is to provide comprehensive support for the flow of data from an image sensor

and/or to a display device. This support covers all aspects of these activities:

•

Connectivity to relevant devices—cameras, displays, graphics accelerators, and TV encoders.

•

Related image processing and manipulation: sensor image signal processing, display processing,

image conversions, and other related functions.

•

Synchronization and control capabilities, such as avoidance of tearing artifacts.

4.7.8.1

IPU Sensor Interface Signal Mapping

The IPU supports a number of sensor input formats. Table 57 defines the mapping of the Sensor Interface

Pins used for various supported interface formats.

Table 57. Camera Input Signal Cross Reference, Format and Bits Per Cycle

Signal

Name1

1 CSIx stands for CSI1 or CSI2.

RGB565

8 bits

2 cycles

RGB5652

8 bits

3 cycles

RGB6663

8 bits

3 cycles

RGB888

8 bits

3 cycles

YCbCr4

8 bits

2 cycles

RGB5655

16 bits

2 cycles

YCbCr6

16 bits

1 cycle

YCbCr7

16 bits

1 cycle

YCbCr8

20 bits

1 cycle

CSIx_DAT0

—

C[0]

CSIx_DAT1

—

C[1]

CSIx_DAT2

—

C[0]

C[2]

CSIx_DAT3

—

C[1]

C[3]

CSIx_DAT4

—

B[0]

C[0]

C[2]

C[4]

CSIx_DAT5

—

B[1]

C[1]

C[3]

C[5]

CSIx_DAT6

—

B[2]

C[2]

C[4]

C[6]

CSIx_DAT7

—

B[3]

C[3]

C[5]

C[7]

CSIx_DAT8

—

B[4]

C[4]

C[6]

C[8]

CSIx_DAT9

—

G[0]

C[5]

C[7]

C[9]

CSIx_DAT10

—

G[1]

C[6]

Y[0]

CSIx_DAT11

—

G[2]

C[7]

Y[1]

CSIx_DAT12

B[0], G[3]

R[2],G[4],B[2]

R/G/B[4]

R/G/B[0]

Y/C[0]

G[3]

Y[0]

Y[2]

CSIx_DAT13

B[1], G[4]

R[3],G[5],B[3]

R/G/B[5]

R/G/B[1]

Y/C[1]

G[4]

Y[1]

Y[3]

CSIx_DAT14

B[2], G[5]

R[4],G[0],B[4]

R/G/B[0]

R/G/B[2]

Y/C[2]

G[5]

Y[2]

Y[4]

CSIx_DAT15

B[3], R[0]

R[0],G[1],B[0]

R/G/B[1]

R/G/B[3]

Y/C[3]

R[0]

Y[3]

Y[5]

CSIx_DAT16

B[4], R[1]

R[1],G[2],B[1]

R/G/B[2]

R/G/B[4]

Y/C[4]

R[1]

Y[4]

Y[6]

CSIx_DAT17

G[0], R[2]

R[2],G[3],B[2]

R/G/B[3]

R/G/B[5]

Y/C[5]

R[2]

Y[5]

Y[7]

CSIx_DAT18

G[1], R[3]

R[3],G[4],B[3]

R/G/B[4]

R/G/B[6]

Y/C[6]

R[3]

Y[6]

Y[8]

CSIx_DAT19

G[2], R[4]

R[4],G[5],B[4]

R/G/B[5]

R/G/B[7]

Y/C[7]

R[4]

Y[7]

Y[9]

IMX53IEC Scheda tecnica(PDF) 80 Page - Freescale Semiconductor, Inc

IMX53IEC Scheda tecnica(HTML) 80 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL