IMX53IEC datasheet(82/173 Pages) FREESCALE

82 / 173 page

i.MX53 Applications Processors for Industrial Products, Rev. 6

Freescale Semiconductor

Electrical Characteristics

valid as long as SENSB_HSYNC is high. Data is latched at the rising edge of the valid pixel clocks.

SENSB_HSYNC goes to low at the end of line. Pixel clocks then become invalid and the CSI stops

receiving data from the stream. For next line the SENSB_HSYNC timing repeats. For next frame the

SENSB_VSYNC timing repeats.

4.7.8.2.3

Non-Gated Clock Mode

The timing is the same as the gated-clock mode (described in Section 4.7.8.2.2, “Gated Clock Mode,”)

except for the SENSB_HSYNC signal, which is not used (see Figure 45). All incoming pixel clocks are

valid and cause data to be latched into the input FIFO. The SENSB_PIX_CLK signal is inactive (states

low) until valid data is going to be transmitted over the bus.

Figure 45. Non-Gated Clock Mode Timing Diagram

The timing described in Figure 45 is that of a typical sensor. Some other sensors may have a slightly

different timing. The CSI can be programmed to support rising/falling-edge triggered SENSB_VSYNC;

active-high/low SENSB_HSYNC; and rising/falling-edge triggered SENSB_PIX_CLK.

4.7.8.3

Electrical Characteristics

Figure 46 depicts the sensor interface timing. SENSB_MCLK signal described here is not generated by

the IPU. Table 58 lists the sensor interface timing characteristics.

Figure 46. Sensor Interface Timing Diagram

SENSB_VSYNC

SENSB_PIX_CLK

SENSB_DATA[19:0]

invalid

1st byte

n+1th frame

invalid

1st byte

nth frame

Start of Frame

IP3

SENSB_DATA,

SENSB_VSYNC,

IP2

1/IP1

SENSB_PIX_CLK

(Sensor Output)

SENSB_HSYNC

IMX53IEC Scheda tecnica(PDF) 82 Page - Freescale Semiconductor, Inc