P83C266BDR datasheet(5/92 Pages) PHILIPS

5 / 92 page

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

MGL302

8-bit internal bus

8-BIT

WATCHDOG

TIMER

(T3)

ROM

32 KBYTES(1)

EPROM

64 KBYTES(2)

RAM

512 BYTES(1)

2 KBYTES(2)

× 7-BIT

DACS

× 4-BIT

ADCS

14-BIT DAC

ON SCREEN DISPLAY

(OSD)

PLL

internal

interrupts

external

interrupts

PWM0 to PWM7(4)

VPP

RESET

I2C-BUS

INTERFACE

ADC1(5)

ADC2(5)

ADC0(5)

SDA(3) SCL(3)

TWO 16-BIT

TIMER/

COUNTERS

(T0 AND T1)

T0(3)

T1(3)

VSSD

VDDD

FUNCTION

COMBINED

PARALLEL

I/O PORTS

PARALLEL

I/O PORT

CPU

80C51 CORE

EXCLUDING

ROM/RAM

XTALIN

XTALOUT

TPWM(4)

HSYNC

P8xCx66

VSYNC

VDDA

VSSA

Fig.1 P83C366 and P87C766 block diagram.

(1) For the P83C366.

(2) For the P87C766.

(3) Alternative functions of Port 1.

(4) Alternative functions of Port 5, except PWM7 which is an alternative function of Port 3.

(5) Alternative functions of Port 3.

P83C266BDR Scheda tecnica(PDF) 5 Page - NXP Semiconductors

P83C266BDR Scheda tecnica(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Scheda tecnica Scarica

Link URL